OpenCores
no use no use 1/1 no use no use
Could you send me the verilog source code of the synchronous dram controller ?
by Unknown on Jan 5, 2004
Not available!
----- Original Message ----- From: =?EUC-KR?B?uem8usij?= shwhiteq at d... > To: cores at o... Date: Wed, 21 Jun 2000 18:28:25 +0900 (KST) Subject: [oc] Could you send me the verilog source code of the synchronous dram controller ?
Hello, cores at o... I am Seong Ho Baik. I find your documentation of the synthesizable synchronous dram controller. And I will ask that you send me the verilog source file of the dram controller. SDRAM.V , HOSTONT.V , SDRAMCNT.V and MICRO.V.... ºÎŹµå¸³´Ï´Ù. °øºÎÇÏ´Â ÇлýÀε¥ ±ÍÇÏ(ÀÌÁ¤ÁØ)²²¼­

´ÙÅ¥¸àÆ®ÇسõÀº
ÀڷḦ º¸°í ÀÌ·¸°Ô ¸ÞÀÏÀ» ¶ç¿ó´Ï´Ù. °¡´ÉÇϽôٸé verilog source code ¸¦ º¸³»Áֽøé ÀúÀÇ Çо÷¿¡ µµ¿òÀÌ µÉ°ÎÀÔ´Ï´Ù. °¨»çÇÕ´Ï´Ù. ¹é¼ºÈ£ Your life on the net ------------------------------------------------- DreamWiz Free Mail @ http://www.dreamwiz.com/



no use no use 1/1 no use no use
© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.