no use no use 1/1 no use no use
Testbench for image processing using Verilog HDL
by maheshsubramanian on Jul 6, 2016
Posts: 1
Joined: Aug 31, 2015
Last seen: Jul 6, 2016

Anyone give some explanation(with example) about how to simulate image file through Verilog HDL test bench.
In here I was attached test bench code for Stream scaler, Kindly give description about this code.
I want to know how to assign image file in test bench through file declaration and also i want to know how to open .raw file or how to convert image file into raw file.

Give the explanation about this file declaration:

`define INPUT640x512 "src/input640x512RGB.raw"

scaler_tb.v (6 kb)
no use no use 1/1 no use no use
© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.