Written in:Stage:License:Wishbone version:
Arithmetic core 31
Prototype board 5
Communication controller 90
Coprocessor 3
Crypto core 31
DSP core 17
ECC core 4
Library 4
Memory core 16
Other 50
Processor 102
System on Chip 29
System on Module 1
System controller 7
Testing / Verification 10
Video controller 27
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.