Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
Written in:
Any language
VHDL
Verilog & VHDL
Verilog
SystemC
Bluespec
C/C++
Other
Stage:
Any stage
Planning
Mature
Alpha
Beta
Stable
License:
Any license
GPL
LGPL
BSD
CERN-OHL-S
CERN-OHL-L
CERN-OHL2-P
Others
Wishbone version:
Any version
B.3
B.4
ASIC proven
Design done
FPGA proven
Specification done
OpenCores Certified
Arithmetic core
43
Prototype board
9
Communication controller
98
Coprocessor
5
Crypto core
26
DSP core
17
ECC core
13
Library
8
Memory core
27
Other
47
Processor
103
System on Chip
39
System on Module
2
System controller
5
Testing / Verification
18
Video controller
23
Uncategorized
2
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.