Written in:Stage:License:Wishbone version:
Arithmetic core 18
Prototype board 8
Communication controller 47
Coprocessor 3
Crypto core 13
DSP core 8
ECC core 6
Library 5
Memory core 10
Other 28
Processor 46
System on Chip 16
System on Module 1
System controller 1
Testing / Verification 9
Video controller 13
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.