OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [alu/] [alu_mux_2.v] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
// Copyright (C) 1991-2013 Altera Corporation
2
// Your use of Altera Corporation's design tools, logic functions 
3
// and other software and tools, and its AMPP partner logic 
4
// functions, and any output files from any of the foregoing 
5
// (including device programming or simulation files), and any 
6
// associated documentation or information are expressly subject 
7
// to the terms and conditions of the Altera Program License 
8
// Subscription Agreement, Altera MegaCore Function License 
9
// Agreement, or other applicable license agreement, including, 
10
// without limitation, that your use is for the sole purpose of 
11
// programming logic devices manufactured by Altera and sold by 
12
// Altera or its authorized distributors.  Please refer to the 
13
// applicable agreement for further details.
14
 
15
// PROGRAM              "Quartus II 64-Bit"
16
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17
// CREATED              "Mon Oct 13 12:10:35 2014"
18
 
19
module alu_mux_2(
20
        sel1,
21
        in1,
22
        in0,
23
        out
24
);
25
 
26
 
27
input wire      sel1;
28
input wire      in1;
29
input wire      in0;
30
output wire     out;
31
 
32
wire    SYNTHESIZED_WIRE_0;
33
wire    SYNTHESIZED_WIRE_1;
34
wire    SYNTHESIZED_WIRE_2;
35
 
36
 
37
 
38
 
39
assign  SYNTHESIZED_WIRE_2 = in0 & SYNTHESIZED_WIRE_0;
40
 
41
assign  SYNTHESIZED_WIRE_1 = in1 & sel1;
42
 
43
assign  out = SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2;
44
 
45
assign  SYNTHESIZED_WIRE_0 =  ~sel1;
46
 
47
 
48
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.