OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [alu/] [alu_mux_3z.v] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
// Copyright (C) 1991-2013 Altera Corporation
2
// Your use of Altera Corporation's design tools, logic functions 
3
// and other software and tools, and its AMPP partner logic 
4
// functions, and any output files from any of the foregoing 
5
// (including device programming or simulation files), and any 
6
// associated documentation or information are expressly subject 
7
// to the terms and conditions of the Altera Program License 
8
// Subscription Agreement, Altera MegaCore Function License 
9
// Agreement, or other applicable license agreement, including, 
10
// without limitation, that your use is for the sole purpose of 
11
// programming logic devices manufactured by Altera and sold by 
12
// Altera or its authorized distributors.  Please refer to the 
13
// applicable agreement for further details.
14
 
15
// PROGRAM              "Quartus II 64-Bit"
16
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17
// CREATED              "Fri Oct 31 21:08:42 2014"
18
 
19
module alu_mux_3z(
20
        sel_zero,
21
        sel_a,
22
        sel_b,
23
        a,
24
        b,
25
        ena,
26
        Q
27
);
28
 
29
 
30
input wire      sel_zero;
31
input wire      sel_a;
32
input wire      sel_b;
33
input wire      [3:0] a;
34
input wire      [3:0] b;
35
output wire     ena;
36
output wire     [3:0] Q;
37
 
38
wire    [3:0] SYNTHESIZED_WIRE_0;
39
wire    SYNTHESIZED_WIRE_1;
40
wire    [3:0] SYNTHESIZED_WIRE_2;
41
wire    [3:0] SYNTHESIZED_WIRE_3;
42
 
43
 
44
 
45
 
46
assign  SYNTHESIZED_WIRE_3 = a & {sel_a,sel_a,sel_a,sel_a};
47
 
48
assign  Q = SYNTHESIZED_WIRE_0 & {SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1,SYNTHESIZED_WIRE_1};
49
 
50
assign  SYNTHESIZED_WIRE_1 =  ~sel_zero;
51
 
52
assign  SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
53
 
54
assign  ena = sel_a | sel_b | sel_zero;
55
 
56
assign  SYNTHESIZED_WIRE_2 = b & {sel_b,sel_b,sel_b,sel_b};
57
 
58
 
59
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.