1 |
3 |
gdevic |
// Copyright (C) 1991-2013 Altera Corporation
|
2 |
|
|
// Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
// and other software and tools, and its AMPP partner logic
|
4 |
|
|
// functions, and any output files from any of the foregoing
|
5 |
|
|
// (including device programming or simulation files), and any
|
6 |
|
|
// associated documentation or information are expressly subject
|
7 |
|
|
// to the terms and conditions of the Altera Program License
|
8 |
|
|
// Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
// Agreement, or other applicable license agreement, including,
|
10 |
|
|
// without limitation, that your use is for the sole purpose of
|
11 |
|
|
// programming logic devices manufactured by Altera and sold by
|
12 |
|
|
// Altera or its authorized distributors. Please refer to the
|
13 |
|
|
// applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
// PROGRAM "Quartus II 64-Bit"
|
16 |
|
|
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
17 |
|
|
// CREATED "Thu Nov 06 23:28:26 2014"
|
18 |
|
|
|
19 |
|
|
module data_pins(
|
20 |
|
|
bus_db_pin_oe,
|
21 |
|
|
bus_db_pin_re,
|
22 |
|
|
ctl_bus_db_we,
|
23 |
|
|
clk,
|
24 |
8 |
gdevic |
ctl_bus_db_oe,
|
25 |
3 |
gdevic |
D,
|
26 |
|
|
db
|
27 |
|
|
);
|
28 |
|
|
|
29 |
|
|
|
30 |
|
|
input wire bus_db_pin_oe;
|
31 |
|
|
input wire bus_db_pin_re;
|
32 |
|
|
input wire ctl_bus_db_we;
|
33 |
|
|
input wire clk;
|
34 |
8 |
gdevic |
input wire ctl_bus_db_oe;
|
35 |
3 |
gdevic |
inout wire [7:0] D;
|
36 |
|
|
inout wire [7:0] db;
|
37 |
|
|
|
38 |
|
|
reg [7:0] dout;
|
39 |
|
|
wire [7:0] SYNTHESIZED_WIRE_0;
|
40 |
|
|
wire SYNTHESIZED_WIRE_1;
|
41 |
|
|
wire SYNTHESIZED_WIRE_2;
|
42 |
|
|
wire [7:0] SYNTHESIZED_WIRE_3;
|
43 |
|
|
wire [7:0] SYNTHESIZED_WIRE_4;
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
|
48 |
|
|
|
49 |
|
|
always@(posedge SYNTHESIZED_WIRE_1)
|
50 |
|
|
begin
|
51 |
|
|
if (SYNTHESIZED_WIRE_2)
|
52 |
|
|
begin
|
53 |
|
|
dout[7:0] <= SYNTHESIZED_WIRE_0[7:0];
|
54 |
|
|
end
|
55 |
|
|
end
|
56 |
|
|
|
57 |
|
|
assign SYNTHESIZED_WIRE_4 = {ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we,ctl_bus_db_we} & db;
|
58 |
|
|
|
59 |
|
|
assign SYNTHESIZED_WIRE_3 = {bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re,bus_db_pin_re} & D;
|
60 |
|
|
|
61 |
|
|
assign SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4;
|
62 |
|
|
|
63 |
|
|
assign SYNTHESIZED_WIRE_2 = ctl_bus_db_we | bus_db_pin_re;
|
64 |
|
|
|
65 |
8 |
gdevic |
assign db[7] = ctl_bus_db_oe ? dout[7] : 1'bz;
|
66 |
|
|
assign db[6] = ctl_bus_db_oe ? dout[6] : 1'bz;
|
67 |
|
|
assign db[5] = ctl_bus_db_oe ? dout[5] : 1'bz;
|
68 |
|
|
assign db[4] = ctl_bus_db_oe ? dout[4] : 1'bz;
|
69 |
|
|
assign db[3] = ctl_bus_db_oe ? dout[3] : 1'bz;
|
70 |
|
|
assign db[2] = ctl_bus_db_oe ? dout[2] : 1'bz;
|
71 |
|
|
assign db[1] = ctl_bus_db_oe ? dout[1] : 1'bz;
|
72 |
|
|
assign db[0] = ctl_bus_db_oe ? dout[0] : 1'bz;
|
73 |
3 |
gdevic |
|
74 |
|
|
assign D[7] = bus_db_pin_oe ? dout[7] : 1'bz;
|
75 |
|
|
assign D[6] = bus_db_pin_oe ? dout[6] : 1'bz;
|
76 |
|
|
assign D[5] = bus_db_pin_oe ? dout[5] : 1'bz;
|
77 |
|
|
assign D[4] = bus_db_pin_oe ? dout[4] : 1'bz;
|
78 |
|
|
assign D[3] = bus_db_pin_oe ? dout[3] : 1'bz;
|
79 |
|
|
assign D[2] = bus_db_pin_oe ? dout[2] : 1'bz;
|
80 |
|
|
assign D[1] = bus_db_pin_oe ? dout[1] : 1'bz;
|
81 |
|
|
assign D[0] = bus_db_pin_oe ? dout[0] : 1'bz;
|
82 |
|
|
|
83 |
|
|
assign SYNTHESIZED_WIRE_1 = ~clk;
|
84 |
|
|
|
85 |
|
|
|
86 |
|
|
endmodule
|