1 |
3 |
gdevic |
// Copyright (C) 1991-2013 Altera Corporation
|
2 |
|
|
// Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
// and other software and tools, and its AMPP partner logic
|
4 |
|
|
// functions, and any output files from any of the foregoing
|
5 |
|
|
// (including device programming or simulation files), and any
|
6 |
|
|
// associated documentation or information are expressly subject
|
7 |
|
|
// to the terms and conditions of the Altera Program License
|
8 |
|
|
// Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
// Agreement, or other applicable license agreement, including,
|
10 |
|
|
// without limitation, that your use is for the sole purpose of
|
11 |
|
|
// programming logic devices manufactured by Altera and sold by
|
12 |
|
|
// Altera or its authorized distributors. Please refer to the
|
13 |
|
|
// applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
// PROGRAM "Quartus II 64-Bit"
|
16 |
|
|
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
17 |
|
|
// CREATED "Mon Oct 13 12:32:03 2014"
|
18 |
|
|
|
19 |
|
|
module data_switch_mask(
|
20 |
|
|
sw_up_en,
|
21 |
|
|
sw_down_en,
|
22 |
|
|
sw_mask543_en,
|
23 |
|
|
db_down,
|
24 |
|
|
db_up
|
25 |
|
|
);
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
input wire sw_up_en;
|
29 |
|
|
input wire sw_down_en;
|
30 |
|
|
input wire sw_mask543_en;
|
31 |
|
|
inout wire [7:0] db_down;
|
32 |
|
|
inout wire [7:0] db_up;
|
33 |
|
|
|
34 |
|
|
wire SYNTHESIZED_WIRE_4;
|
35 |
|
|
wire [1:0] SYNTHESIZED_WIRE_1;
|
36 |
|
|
wire [2:0] SYNTHESIZED_WIRE_2;
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
|
40 |
|
|
|
41 |
|
|
assign SYNTHESIZED_WIRE_4 = ~sw_mask543_en;
|
42 |
|
|
|
43 |
|
|
assign SYNTHESIZED_WIRE_1 = db_up[7:6] & {SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4};
|
44 |
|
|
|
45 |
|
|
assign db_down[7] = sw_down_en ? SYNTHESIZED_WIRE_1[1] : 1'bz;
|
46 |
|
|
assign db_down[6] = sw_down_en ? SYNTHESIZED_WIRE_1[0] : 1'bz;
|
47 |
|
|
|
48 |
|
|
assign db_down[2] = sw_down_en ? SYNTHESIZED_WIRE_2[2] : 1'bz;
|
49 |
|
|
assign db_down[1] = sw_down_en ? SYNTHESIZED_WIRE_2[1] : 1'bz;
|
50 |
|
|
assign db_down[0] = sw_down_en ? SYNTHESIZED_WIRE_2[0] : 1'bz;
|
51 |
|
|
|
52 |
|
|
assign SYNTHESIZED_WIRE_2 = db_up[2:0] & {SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4,SYNTHESIZED_WIRE_4};
|
53 |
|
|
|
54 |
|
|
assign db_up[7] = sw_up_en ? db_down[7] : 1'bz;
|
55 |
|
|
assign db_up[6] = sw_up_en ? db_down[6] : 1'bz;
|
56 |
|
|
assign db_up[5] = sw_up_en ? db_down[5] : 1'bz;
|
57 |
|
|
assign db_up[4] = sw_up_en ? db_down[4] : 1'bz;
|
58 |
|
|
assign db_up[3] = sw_up_en ? db_down[3] : 1'bz;
|
59 |
|
|
assign db_up[2] = sw_up_en ? db_down[2] : 1'bz;
|
60 |
|
|
assign db_up[1] = sw_up_en ? db_down[1] : 1'bz;
|
61 |
|
|
assign db_up[0] = sw_up_en ? db_down[0] : 1'bz;
|
62 |
|
|
|
63 |
|
|
assign db_down[5] = sw_down_en ? db_up[5] : 1'bz;
|
64 |
|
|
assign db_down[4] = sw_down_en ? db_up[4] : 1'bz;
|
65 |
|
|
assign db_down[3] = sw_down_en ? db_up[3] : 1'bz;
|
66 |
|
|
|
67 |
|
|
|
68 |
|
|
endmodule
|