OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [bus/] [test_bus.qsf] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
# -------------------------------------------------------------------------- #
2
#
3
# Copyright (C) 1991-2013 Altera Corporation
4 8 gdevic
# Your use of Altera Corporation's design tools, logic functions
5
# and other software and tools, and its AMPP partner logic
6
# functions, and any output files from any of the foregoing
7
# (including device programming or simulation files), and any
8
# associated documentation or information are expressly subject
9
# to the terms and conditions of the Altera Program License
10
# Subscription Agreement, Altera MegaCore Function License
11
# Agreement, or other applicable license agreement, including,
12
# without limitation, that your use is for the sole purpose of
13
# programming logic devices manufactured by Altera and sold by
14
# Altera or its authorized distributors.  Please refer to the
15 3 gdevic
# applicable agreement for further details.
16
#
17
# -------------------------------------------------------------------------- #
18
#
19
# Quartus II 64-Bit
20
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
21
# Date created = 09:15:26  October 13, 2014
22
#
23
# -------------------------------------------------------------------------- #
24
#
25
# Notes:
26
#
27
# 1) The default values for assignments are stored in the file:
28
#               test_bus_assignment_defaults.qdf
29
#    If this file doesn't exist, see file:
30
#               assignment_defaults.qdf
31
#
32
# 2) Altera recommends that you do not modify this file. This
33
#    file is updated automatically by the Quartus II software
34
#    and any changes you make may be lost or overwritten.
35
#
36
# -------------------------------------------------------------------------- #
37
 
38
 
39
set_global_assignment -name FAMILY "Cyclone II"
40
set_global_assignment -name DEVICE EP2C20F484C7
41
set_global_assignment -name TOP_LEVEL_ENTITY control_pins_n
42
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
43
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:15:26  OCTOBER 13, 2014"
44
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
45
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
46
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
47
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
48
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
49
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
50
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
51
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
52
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
53
set_global_assignment -name SMART_RECOMPILE ON
54
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
55
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
56
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
57
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
58
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
59
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
60
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
61
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED WITH WEAK PULL-UP"
62
set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING ON
63
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON
64
set_global_assignment -name BSF_FILE address_mux.bsf
65
set_global_assignment -name BSF_FILE inc_dec_2bit.bsf
66
set_global_assignment -name BDF_FILE inc_dec_2bit.bdf
67
set_global_assignment -name BDF_FILE inc_dec.bdf
68
set_global_assignment -name BDF_FILE data_switch_mask.bdf
69
set_global_assignment -name BDF_FILE data_switch.bdf
70
set_global_assignment -name BDF_FILE data_pins.bdf
71
set_global_assignment -name BDF_FILE control_pins_n.bdf
72
set_global_assignment -name BDF_FILE bus_control.bdf
73
set_global_assignment -name BDF_FILE address_pins.bdf
74
set_global_assignment -name BDF_FILE address_latch.bdf
75
set_global_assignment -name BDF_FILE address_mux.bdf
76 8 gdevic
set_global_assignment -name VERILOG_FILE bus_switch.v
77 3 gdevic
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.