OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [pla_decode.bsf] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2013 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 16 16 208 96)
24
        (text "pla_decode" (rect 5 0 49 12)(font "Arial" ))
25
        (text "inst" (rect 8 64 20 76)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "opcode[7..0]" (rect 0 0 48 12)(font "Arial" ))
30
                (text "opcode[7..0]" (rect 21 27 69 39)(font "Arial" ))
31
                (line (pt 0 32)(pt 16 32)(line_width 3))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "prefix[6..0]" (rect 0 0 42 12)(font "Arial" ))
37
                (text "prefix[6..0]" (rect 21 43 63 55)(font "Arial" ))
38
                (line (pt 0 48)(pt 16 48)(line_width 3))
39
        )
40
        (port
41
                (pt 192 32)
42
                (output)
43
                (text "pla[104..0]" (rect 0 0 40 12)(font "Arial" ))
44
                (text "pla[104..0]" (rect 131 27 171 39)(font "Arial" ))
45
                (line (pt 192 32)(pt 176 32)(line_width 3))
46
        )
47
        (drawing
48
                (rectangle (rect 16 16 176 64)(line_width 1))
49
        )
50
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.