OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [host/] [basic_de1/] [simulation/] [modelsim/] [wave_host.do] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 gdevic
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate /test_bench_host/reset
4
add wave -noupdate /test_bench_host/uart_tx
5
add wave -noupdate /test_bench_host/clk
6
add wave -noupdate -expand -group {CPU
7
} /test_bench_host/host_/z80_/nM1
8
add wave -noupdate -expand -group {CPU
9
} /test_bench_host/host_/z80_/nMREQ
10
add wave -noupdate -expand -group {CPU
11
} /test_bench_host/host_/z80_/nIORQ
12
add wave -noupdate -expand -group {CPU
13
} /test_bench_host/host_/z80_/nRD
14
add wave -noupdate -expand -group {CPU
15
} /test_bench_host/host_/z80_/nWR
16
add wave -noupdate -expand -group {CPU
17
} /test_bench_host/host_/z80_/nRFSH
18
add wave -noupdate -expand -group {CPU
19
} /test_bench_host/host_/z80_/nHALT
20
add wave -noupdate -expand -group {CPU
21
} /test_bench_host/host_/z80_/nBUSACK
22
add wave -noupdate -expand -group {CPU
23
} /test_bench_host/host_/z80_/nWAIT
24
add wave -noupdate -expand -group {CPU
25
} /test_bench_host/host_/z80_/nINT
26
add wave -noupdate -expand -group {CPU
27
} /test_bench_host/host_/z80_/nNMI
28
add wave -noupdate -expand -group {CPU
29
} /test_bench_host/host_/z80_/nRESET
30
add wave -noupdate -expand -group {CPU
31
} /test_bench_host/host_/z80_/nBUSRQ
32
add wave -noupdate -expand -group {CPU
33
} /test_bench_host/host_/z80_/CLK
34
add wave -noupdate -expand -group {CPU
35
} /test_bench_host/host_/z80_/A
36
add wave -noupdate -expand -group {CPU
37
} /test_bench_host/host_/z80_/D
38
add wave -noupdate -expand -group {host
39
} /test_bench_host/host_/A
40
add wave -noupdate -expand -group {host
41
} /test_bench_host/host_/D
42
add wave -noupdate -expand -group {host
43
} /test_bench_host/host_/RamData
44
add wave -noupdate -group {RAM
45
} /test_bench_host/host_/ram_/address
46
add wave -noupdate -group {RAM
47
} /test_bench_host/host_/ram_/clock
48
add wave -noupdate -group {RAM
49
} /test_bench_host/host_/ram_/data
50
add wave -noupdate -group {RAM
51
} /test_bench_host/host_/ram_/wren
52
add wave -noupdate -group {RAM
53
} /test_bench_host/host_/ram_/q
54
add wave -noupdate -group UART /test_bench_host/host_/uart_/BAUD
55
add wave -noupdate -group UART /test_bench_host/host_/uart_/IN_CLOCK
56
add wave -noupdate -group UART /test_bench_host/host_/uart_/busy
57
add wave -noupdate -group UART /test_bench_host/host_/uart_/uart_tx
58
add wave -noupdate -group UART /test_bench_host/host_/uart_/wr
59
add wave -noupdate -group UART /test_bench_host/host_/uart_/data
60
add wave -noupdate -group UART /test_bench_host/host_/uart_/clk
61
add wave -noupdate -group UART /test_bench_host/host_/uart_/reset
62
add wave -noupdate -group UART /test_bench_host/host_/uart_/bitcount
63
add wave -noupdate -group UART /test_bench_host/host_/uart_/shifter
64
add wave -noupdate -group UART /test_bench_host/host_/uart_/sending
65
add wave -noupdate -group UART -radix hexadecimal /test_bench_host/host_/uart_/d
66
add wave -noupdate -group UART -radix hexadecimal /test_bench_host/host_/uart_/inc
67
add wave -noupdate -group UART -radix hexadecimal /test_bench_host/host_/uart_/delta
68
add wave -noupdate -group UART -radix hexadecimal /test_bench_host/host_/uart_/ser_clk
69
TreeUpdate [SetDefaultTree]
70
WaveRestoreCursors {Cursor {168431 ps} 0}
71
quietly wave cursor active 1
72
configure wave -namecolwidth 184
73
configure wave -valuecolwidth 60
74
configure wave -justifyvalue right
75
configure wave -signalnamewidth 2
76
configure wave -snapdistance 10
77
configure wave -datasetprefix 0
78
configure wave -rowmargin 4
79
configure wave -childrowmargin 2
80
configure wave -gridoffset 0
81
configure wave -gridperiod 1
82
configure wave -griddelta 40
83
configure wave -timeline 0
84
configure wave -timelineunits us
85
update
86
WaveRestoreZoom {0 ps} {2036140 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.