1 |
8 |
gdevic |
A-Z80
|
2 |
|
|
A conceptual implementation of the Z80 CPU
|
3 |
|
|
------------------------------------------
|
4 |
17 |
gdevic |
for Altera, Xilinx and Lattice FPGAs
|
5 |
3 |
gdevic |
|
6 |
22 |
gdevic |
This project is described in more details at https://baltazarstudios.com
|
7 |
3 |
gdevic |
|
8 |
18 |
gdevic |
For additional information, read 'Quick Start' and 'Users Guide' documents
|
9 |
|
|
in the 'docs' folder. Also read a 'readme.txt' file in each of the folders.
|
10 |
|
|
|
11 |
|
|
Prerequisites
|
12 |
|
|
=============
|
13 |
8 |
gdevic |
* Altera Quartus and Modelsim (free web editions) OR
|
14 |
17 |
gdevic |
* Xilinx ISE (free Webpack edition) OR
|
15 |
|
|
* Lattice ICECube toolchain from Synopsis (Lattice tested by JuanS)
|
16 |
19 |
gdevic |
* Python 3.5 or newer
|
17 |
3 |
gdevic |
|
18 |
19 |
gdevic |
Importing A-Z80 into your project
|
19 |
|
|
=================================
|
20 |
18 |
gdevic |
If you want to use A-Z80 in your own project, run "export.py" script which
|
21 |
22 |
gdevic |
will copy only the files that are needed. Do not manually pick and copy files.
|
22 |
3 |
gdevic |
|
23 |
22 |
gdevic |
Folder layout
|
24 |
|
|
=============
|
25 |
|
|
"cpu" folder contains CPU functional blocks and all top-level modules:
|
26 |
19 |
gdevic |
alu ALU block, ALU control and flags logic
|
27 |
|
|
bus data bus switches, pin logic, address latch and incrementer
|
28 |
|
|
control PLA decoder, the sequencer and other control blocks
|
29 |
|
|
registers CPU register file and the register control logic
|
30 |
|
|
toplevel top level core, interfaces and test code
|
31 |
|
|
|
32 |
17 |
gdevic |
"host" folder integrates the A-Z80 CPU into several fully functional designs:
|
33 |
|
|
"basic_de1" contains a simplified board consisting of A-Z80 CPU, memory
|
34 |
|
|
and UART modules that can run small Z80 programs on Altera DE1
|
35 |
|
|
"basic_nexys3" contains the same example project but for Xilinx Nexys3 board
|
36 |
19 |
gdevic |
"zxspectrum_de1" contains a simple implementation of the Sinclair ZX Spectrum
|
37 |
17 |
gdevic |
for Altera DE1 board
|
38 |
3 |
gdevic |
|
39 |
18 |
gdevic |
"tools", "resources" contain various tools related to the project; reverse
|
40 |
22 |
gdevic |
engineering of the real Z80, design verification and testing.
|
41 |
3 |
gdevic |
|
42 |
18 |
gdevic |
Email me if you have any questions, issues or you want to use A-Z80 or any of
|
43 |
22 |
gdevic |
the files within this project. I'd like to hear from you,
|
44 |
17 |
gdevic |
|
45 |
3 |
gdevic |
Goran Devic
|
46 |
|
|
gdevic@yahoo.com
|
47 |
|
|
|
48 |
|
|
----------------------------------------------------------------------------------
|
49 |
18 |
gdevic |
This project and each file therein is covered under the GNU GPL2.0 license.
|
50 |
3 |
gdevic |
It basically states that anyone is free to use it and distribute it, but the full
|
51 |
18 |
gdevic |
source needs to be available under the same terms.
|