URL
https://opencores.org/ocsvn/aor3000/aor3000/trunk
[/] [aor3000/] [trunk/] [syn/] [soc/] [soc.sdc] - Blame information for rev 2
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
alfik |
#************************************************************
|
2 |
|
|
# THIS IS A WIZARD-GENERATED FILE.
|
3 |
|
|
#
|
4 |
|
|
# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
|
5 |
|
|
#
|
6 |
|
|
#************************************************************
|
7 |
|
|
|
8 |
|
|
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
|
9 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
10 |
|
|
# and other software and tools, and its AMPP partner logic
|
11 |
|
|
# functions, and any output files from any of the foregoing
|
12 |
|
|
# (including device programming or simulation files), and any
|
13 |
|
|
# associated documentation or information are expressly subject
|
14 |
|
|
# to the terms and conditions of the Altera Program License
|
15 |
|
|
# Subscription Agreement, the Altera Quartus II License Agreement,
|
16 |
|
|
# the Altera MegaCore Function License Agreement, or other
|
17 |
|
|
# applicable license agreement, including, without limitation,
|
18 |
|
|
# that your use is for the sole purpose of programming logic
|
19 |
|
|
# devices manufactured by Altera and sold by Altera or its
|
20 |
|
|
# authorized distributors. Please refer to the applicable
|
21 |
|
|
# agreement for further details.
|
22 |
|
|
|
23 |
|
|
|
24 |
|
|
|
25 |
|
|
# Clock constraints
|
26 |
|
|
|
27 |
|
|
create_clock -name "CLOCK_50" -period 20.000ns [get_ports {CLOCK_50}]
|
28 |
|
|
|
29 |
|
|
|
30 |
|
|
# Automatically constrain PLL and other generated clocks
|
31 |
|
|
derive_pll_clocks -create_base_clocks
|
32 |
|
|
|
33 |
|
|
# Automatically calculate clock uncertainty to jitter and other effects.
|
34 |
|
|
derive_clock_uncertainty
|
35 |
|
|
|
36 |
|
|
# tsu/th constraints
|
37 |
|
|
|
38 |
|
|
# tco constraints
|
39 |
|
|
|
40 |
|
|
# tpd constraints
|
41 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.