OpenCores
URL https://opencores.org/ocsvn/claw/claw/trunk

Subversion Repositories claw

[/] [claw/] [trunk/] [or1200_cpu/] [.synopsys_dc.setup] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 conte
Designer = "Balaji V. Iyer" ;
2
company = "NCSU " ;
3
 
4
/* Search Path variables */
5
search_path ="/afs/eos.ncsu.edu/dist/cad446/local/TSMC025_deep  /afs/eos.ncsu.edu/dist/synopsys35a/packages/IEEE/lib" + search_path
6
 
7
/* Library Variables */
8
target_library = { ncsulib25_worst.db }
9
link_library = { ncsulib25_worst.db }
10
symbol_library = { ncsulib25_symbols.sdb basic.sdb }
11
 
12
/* Bus Naming variables */
13
/* read_array_naming_style = "%s<%d>"
14
read_array_separator_style = "><"
15
gen_bus_member_naming_style = "%s<%d>"
16
gen_bus_range_naming_style = "%s<%d:%d>"
17
edifin_array_range_extraction_style = "%s<%d:%d>"
18
edifout_array_member_naming_style = "%s<%d>"
19
edifout_array_range_naming_style = "%s<%d:%d>"
20
*/
21
/* IO Port variables */
22
edifin_lib_in_port_symbol = "ipin"
23
edifin_lib_out_port_symbol = "opin"
24
edifin_lib_inout_port_symbol = "iopin"
25
edifin_lib_in_osc_symbol = "iooff"
26
edifin_lib_out_osc_symbol = "ooff"
27
edifin_lib_inout_osc_symbol = "ioff"
28
edifin_lib_logic_1_symbol = "vdd"
29
edifin_lib_logic_0_symbol = "gnd"
30
edifin_lib_ripper_bus = "bus_end"
31
edifin_lib_route_grid = 1024
32
edifin_lib_templates = {{A,landscape,Asize},{A,portrait,Asize.book},{B,landscape,Bsize},{C,landscape,Csize},{D,landscape,Dsize},{E,landscape,Esize},{F,landscape,Fsize}}
33
 
34
/* Power and Ground Variables */
35
edifin_ground_net_name = "gnd!"
36
edifin_ground_net_property_name = ""
37
edifin_ground_net_property_value = ""
38
edifout_ground_name = "gnd"
39
edifout_ground_net_name = "gnd!"
40
edifout_ground_net_property_name = ""
41
edifout_ground_net_property_value = ""
42
edifout_ground_pin_name = "gnd!"
43
edifin_power_net_name = "vdd!"
44
edifin_power_net_property_name = ""
45
edifin_power_net_property_value = ""
46
edifout_power_name = "vdd"
47
edifout_power_net_name = "vdd!"
48
edifout_power_net_property_name = ""
49
edifout_power_net_property_value = ""
50
edifout_power_pin_name = "vdd!"
51
edifout_power_and_ground_representation = "net"
52
/* Net to Port Connection variables */
53
edifin_autoconnect_ports = "true"
54
single_group_per_sheet = "true"
55
use_port_name_for_oscs = "false"
56
write_name_nets_same_as_ports = "true"
57
/* Output variables */
58
edifout_netlist_only = "false"
59
edifout_target_system = "cadence"
60
edifout_instantiate_ports = "true"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.