| 1 |
2 |
marcelos |
# Copyright (c) 2018, Marcelo Samsoniuk
|
| 2 |
|
|
# All rights reserved.
|
| 3 |
|
|
#
|
| 4 |
|
|
# Redistribution and use in source and binary forms, with or without
|
| 5 |
|
|
# modification, are permitted provided that the following conditions are met:
|
| 6 |
|
|
#
|
| 7 |
|
|
# * Redistributions of source code must retain the above copyright notice, this
|
| 8 |
|
|
# list of conditions and the following disclaimer.
|
| 9 |
|
|
#
|
| 10 |
|
|
# * Redistributions in binary form must reproduce the above copyright notice,
|
| 11 |
|
|
# this list of conditions and the following disclaimer in the documentation
|
| 12 |
|
|
# and/or other materials provided with the distribution.
|
| 13 |
|
|
#
|
| 14 |
|
|
# * Neither the name of the copyright holder nor the names of its
|
| 15 |
|
|
# contributors may be used to endorse or promote products derived from
|
| 16 |
|
|
# this software without specific prior written permission.
|
| 17 |
|
|
#
|
| 18 |
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
| 19 |
|
|
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
| 20 |
|
|
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
| 21 |
|
|
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
| 22 |
|
|
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
| 23 |
|
|
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
| 24 |
|
|
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
| 25 |
|
|
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
| 26 |
|
|
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
| 27 |
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
| 28 |
|
|
|
| 29 |
|
|
#NET "CLK" TNM_NET = CLK;
|
| 30 |
|
|
|
| 31 |
|
|
# without cache controller
|
| 32 |
|
|
#TIMESPEC TS_CLK = PERIOD "CLK" 75MHz HIGH 50%;
|
| 33 |
|
|
|
| 34 |
|
|
# with cache controller
|
| 35 |
|
|
#TIMESPEC TS_CLK = PERIOD "CLK" 75MHz HIGH 50%;
|
| 36 |
|
|
|
| 37 |
|
|
# Digilent Spartan3 S200
|
| 38 |
|
|
|
| 39 |
|
|
NET XCLK LOC = T9 | PERIOD = 50MHz HIGH 50%;
|
| 40 |
|
|
#NET XCLK LOC = K15 | PERIOD = 66MHz HIGH 50%;
|
| 41 |
|
|
#NET XCLK LOC = V10 | PERIOD = 40MHz HIGH 50%;
|
| 42 |
|
|
|
| 43 |
|
|
NET XRES LOC = M13 | PULLDOWN;
|
| 44 |
|
|
|
| 45 |
|
|
NET UART_RXD LOC = T13 | PULLUP;
|
| 46 |
|
|
NET UART_TXD LOC = R13;
|
| 47 |
|
|
|
| 48 |
|
|
NET LED[3] LOC = K12;
|
| 49 |
|
|
NET LED[2] LOC = P14;
|
| 50 |
|
|
NET LED[1] LOC = L12;
|
| 51 |
|
|
NET LED[0] LOC = N14;
|
| 52 |
|
|
|
| 53 |
|
|
NET DEBUG[3] LOC = P13; # J4-1
|
| 54 |
|
|
NET DEBUG[2] LOC = N12; # J4-2
|
| 55 |
|
|
NET DEBUG[1] LOC = P12; # J4-3
|
| 56 |
|
|
NET DEBUG[0] LOC = P11; # J4-4
|