OpenCores
URL https://opencores.org/ocsvn/lpffir/lpffir/trunk

Subversion Repositories lpffir

[/] [lpffir/] [trunk/] [uvm/] [rca_uvm/] [easier_uvm_gen.log] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 vladimirar
 
2
Easier UVM Code Generator version 2016-04-18-EP (Send feedback to info@doulos.com)
3
 
4
Parsing cmdline ...
5
 
6
num args is 3
7
Code generation will continue if critical warnings are issued
8
pnum_c: 2
9
Searching for regmodel flag
10
Searching for prefix
11
Searching for common template
12
Searching for Syosil scoreboard path
13
syosil_scoreboard_src_path: ../../playground_lib/uvm_syoscb/src
14
pnum_s: 0
15
Searching for templates
16
T_List:  rca.tpl
17
List: rca.tpl
18
Parsing common : common.tpl ...
19
 
20
dut_top: rca
21
top_default_seq_count = 8
22
prefix for top-level names: top
23
$regmodel = 0
24
 
25
Parsing Templates ...
26
 
27
Reading[1]: rca.tpl
28
agent_name: agent_name = rca
29
trans_item= trans
30
trans_var: rand logic [15:0] input1;
31
trans_var: rand logic [15:0] input2;
32
trans_var: rand logic carryinput;
33
trans_var: logic carryoutput;
34
trans_var: logic [15:0] sum;
35
trans_var: constraint c_addr_a { 0 <= input1; input1 < 5; }
36
trans_var: constraint c_addr_b { 0 <= input2; input2 < 5; }
37
if_port = logic [15:0] a;
38
if_port = logic [15:0] b;
39
if_port = logic ci;
40
if_port = logic co;
41
if_port = logic [15:0] s;
42
if_port = logic clk;
43
env_clock_list: rca clk
44
clist[0]: rca
45
clist[1]: clk
46
driver_inc = rca_driver_inc.sv inline
47
clist[0]: rca
48
clist[1]: clk
49
monitor_inc = rca_monitor_inc.sv inline
50
clist[0]: rca
51
clist[1]: clk
52
dir: generated_tb/tb/rca
53
Writing code to files
54
AGENT-ITEM: trans
55
var_decl=rand logic [15:0] input1;
56
stripped_decl=rand logic    input1;
57
VARIABLE type = logic, var = input1
58
var_decl=rand logic [15:0] input2;
59
stripped_decl=rand logic    input2;
60
VARIABLE type = logic, var = input2
61
var_decl=rand logic carryinput;
62
stripped_decl=rand logic carryinput;
63
VARIABLE type = logic, var = carryinput
64
var_decl=logic carryoutput;
65
stripped_decl=logic carryoutput;
66
VARIABLE type = logic, var = carryoutput
67
var_decl=logic [15:0] sum;
68
stripped_decl=logic    sum;
69
VARIABLE type = logic, var = sum
70
var_decl=constraint c_addr_a { 0 <= input1; input1 < 5; }
71
Found constraint constraint c_addr_a { 0 <= input1; input1 < 5; }
72
var_decl=constraint c_addr_b { 0 <= input2; input2 < 5; }
73
Found constraint constraint c_addr_b { 0 <= input2; input2 < 5; }
74
top env agents = rca
75
Generating testbench in generated_tb/tb
76
Writing ports for interface rca_if_0
77
Generating simulator scripts in generated_tb/sim
78
env_list=, agent_list=rca,
79
env_list=, agent_list=rca,
80
Code Generation complete

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.