| 1 |
223 |
jguarin200 |
Resource Usage Summary report for cycloneIII_3c25_niosII_video
|
| 2 |
|
|
Wed Aug 15 10:41:01 2012
|
| 3 |
|
|
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Fitter Resource Usage Summary
|
| 11 |
|
|
|
| 12 |
|
|
|
| 13 |
|
|
|
| 14 |
|
|
----------------
|
| 15 |
|
|
; Legal Notice ;
|
| 16 |
|
|
----------------
|
| 17 |
|
|
Copyright (C) 1991-2011 Altera Corporation
|
| 18 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 19 |
|
|
and other software and tools, and its AMPP partner logic
|
| 20 |
|
|
functions, and any output files from any of the foregoing
|
| 21 |
|
|
(including device programming or simulation files), and any
|
| 22 |
|
|
associated documentation or information are expressly subject
|
| 23 |
|
|
to the terms and conditions of the Altera Program License
|
| 24 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 25 |
|
|
Agreement, or other applicable license agreement, including,
|
| 26 |
|
|
without limitation, that your use is for the sole purpose of
|
| 27 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 28 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 29 |
|
|
applicable agreement for further details.
|
| 30 |
|
|
|
| 31 |
|
|
|
| 32 |
|
|
|
| 33 |
|
|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 34 |
|
|
; Fitter Resource Usage Summary ;
|
| 35 |
|
|
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 36 |
|
|
; Resource ; Usage ;
|
| 37 |
|
|
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 38 |
|
|
; Total logic elements ; 21,028 / 24,624 ( 85 % ) ;
|
| 39 |
|
|
; -- Combinational with no register ; 7093 ;
|
| 40 |
|
|
; -- Register only ; 4684 ;
|
| 41 |
|
|
; -- Combinational with a register ; 9251 ;
|
| 42 |
|
|
; ; ;
|
| 43 |
|
|
; Logic element usage by number of LUT inputs ; ;
|
| 44 |
|
|
; -- 4 input functions ; 8603 ;
|
| 45 |
|
|
; -- 3 input functions ; 4917 ;
|
| 46 |
|
|
; -- <=2 input functions ; 2824 ;
|
| 47 |
|
|
; -- Register only ; 4684 ;
|
| 48 |
|
|
; ; ;
|
| 49 |
|
|
; Logic elements by mode ; ;
|
| 50 |
|
|
; -- normal mode ; 13904 ;
|
| 51 |
|
|
; -- arithmetic mode ; 2440 ;
|
| 52 |
|
|
; ; ;
|
| 53 |
|
|
; Total registers* ; 14,169 / 25,629 ( 55 % ) ;
|
| 54 |
|
|
; -- Dedicated logic registers ; 13,935 / 24,624 ( 57 % ) ;
|
| 55 |
|
|
; -- I/O registers ; 234 / 1,005 ( 23 % ) ;
|
| 56 |
|
|
; ; ;
|
| 57 |
|
|
; Total LABs: partially or completely used ; 1,502 / 1,539 ( 98 % ) ;
|
| 58 |
|
|
; User inserted logic elements ; 0 ;
|
| 59 |
|
|
; Virtual pins ; 0 ;
|
| 60 |
|
|
; I/O pins ; 164 / 216 ( 76 % ) ;
|
| 61 |
|
|
; -- Clock pins ; 6 / 8 ( 75 % ) ;
|
| 62 |
|
|
; -- Dedicated input pins ; 3 / 9 ( 33 % ) ;
|
| 63 |
|
|
; Global signals ; 20 ;
|
| 64 |
|
|
; M9Ks ; 46 / 66 ( 70 % ) ;
|
| 65 |
|
|
; Total block memory bits ; 165,650 / 608,256 ( 27 % ) ;
|
| 66 |
|
|
; Total block memory implementation bits ; 423,936 / 608,256 ( 70 % ) ;
|
| 67 |
|
|
; Embedded Multiplier 9-bit elements ; 49 / 132 ( 37 % ) ;
|
| 68 |
|
|
; PLLs ; 2 / 4 ( 50 % ) ;
|
| 69 |
|
|
; Global clocks ; 20 / 20 ( 100 % ) ;
|
| 70 |
|
|
; JTAGs ; 1 / 1 ( 100 % ) ;
|
| 71 |
|
|
; CRC blocks ; 0 / 1 ( 0 % ) ;
|
| 72 |
|
|
; ASMI blocks ; 1 / 1 ( 100 % ) ;
|
| 73 |
|
|
; Impedance control blocks ; 0 / 4 ( 0 % ) ;
|
| 74 |
|
|
; Average interconnect usage (total/H/V) ; 39% / 38% / 40% ;
|
| 75 |
|
|
; Peak interconnect usage (total/H/V) ; 66% / 67% / 68% ;
|
| 76 |
|
|
; Maximum fan-out node ; cycloneIII_3c25_niosII_video_sopc:cycloneIII_3c25_niosII_video_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_l9q2:auto_generated|clk[2]~clkctrl ;
|
| 77 |
|
|
; Maximum fan-out ; 6033 ;
|
| 78 |
|
|
; Highest non-global fan-out signal ; cycloneIII_3c25_niosII_video_sopc:cycloneIII_3c25_niosII_video_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ;
|
| 79 |
|
|
; Highest non-global fan-out ; 994 ;
|
| 80 |
|
|
; Total fan-out ; 107656 ;
|
| 81 |
|
|
; Average fan-out ; 3.13 ;
|
| 82 |
|
|
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 83 |
|
|
* Register count does not include registers inside RAM blocks or DSP blocks.
|
| 84 |
|
|
|
| 85 |
|
|
|
| 86 |
|
|
|
