OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp_sgdma/] [raytrac_hw.tcl] - Blame information for rev 233

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 178 jguarin200
# TCL File Generated by Component Editor 11.0
2 233 jguarin200
# Thu Aug 30 11:27:49 COT 2012
3 178 jguarin200
# DO NOT MODIFY
4
 
5
 
6
# +-----------------------------------
7
# | 
8 218 jguarin200
# | raytrac "raytrac" v1.0
9 233 jguarin200
# | null 2012.08.30.11:27:49
10 178 jguarin200
# | 
11
# | 
12 232 jguarin200
# | J:/code/hworkspace/raytrac/fp_sgdma/raytrac.vhd
13 178 jguarin200
# | 
14 218 jguarin200
# |    ./raytrac.vhd syn
15 221 jguarin200
# |    ./arithpack.vhd syn
16 178 jguarin200
# | 
17
# +-----------------------------------
18
 
19
# +-----------------------------------
20
# | request TCL package from ACDS 11.0
21
# | 
22
package require -exact sopc 11.0
23
# | 
24
# +-----------------------------------
25
 
26
# +-----------------------------------
27 218 jguarin200
# | module raytrac
28 178 jguarin200
# | 
29 218 jguarin200
set_module_property NAME raytrac
30 178 jguarin200
set_module_property VERSION 1.0
31
set_module_property INTERNAL false
32
set_module_property OPAQUE_ADDRESS_MAP true
33 218 jguarin200
set_module_property DISPLAY_NAME raytrac
34 178 jguarin200
set_module_property TOP_LEVEL_HDL_FILE raytrac.vhd
35
set_module_property TOP_LEVEL_HDL_MODULE raytrac
36
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
37
set_module_property EDITABLE true
38
set_module_property ANALYZE_HDL TRUE
39
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
40
set_module_property FIX_110_VIP_PATH false
41
# | 
42
# +-----------------------------------
43
 
44
# +-----------------------------------
45
# | files
46
# | 
47 218 jguarin200
add_file raytrac.vhd SYNTHESIS
48 221 jguarin200
add_file arithpack.vhd SYNTHESIS
49 178 jguarin200
# | 
50
# +-----------------------------------
51
 
52
# +-----------------------------------
53
# | parameters
54
# | 
55 218 jguarin200
add_parameter wd INTEGER 32
56
set_parameter_property wd DEFAULT_VALUE 32
57
set_parameter_property wd DISPLAY_NAME wd
58
set_parameter_property wd TYPE INTEGER
59
set_parameter_property wd UNITS None
60 233 jguarin200
set_parameter_property wd ALLOWED_RANGES -2147483648:2147483647
61 218 jguarin200
set_parameter_property wd AFFECTS_GENERATION false
62
set_parameter_property wd HDL_PARAMETER true
63
add_parameter fd INTEGER 8
64
set_parameter_property fd DEFAULT_VALUE 8
65
set_parameter_property fd DISPLAY_NAME fd
66
set_parameter_property fd TYPE INTEGER
67
set_parameter_property fd UNITS None
68 233 jguarin200
set_parameter_property fd ALLOWED_RANGES -2147483648:2147483647
69 218 jguarin200
set_parameter_property fd AFFECTS_GENERATION false
70
set_parameter_property fd HDL_PARAMETER true
71 232 jguarin200
add_parameter mb INTEGER 4
72
set_parameter_property mb DEFAULT_VALUE 4
73 218 jguarin200
set_parameter_property mb DISPLAY_NAME mb
74
set_parameter_property mb TYPE INTEGER
75
set_parameter_property mb UNITS None
76 233 jguarin200
set_parameter_property mb ALLOWED_RANGES -2147483648:2147483647
77 218 jguarin200
set_parameter_property mb AFFECTS_GENERATION false
78
set_parameter_property mb HDL_PARAMETER true
79 178 jguarin200
# | 
80
# +-----------------------------------
81
 
82
# +-----------------------------------
83
# | display items
84
# | 
85
# | 
86
# +-----------------------------------
87
 
88
# +-----------------------------------
89 233 jguarin200
# | connection point rtClock
90 178 jguarin200
# | 
91 233 jguarin200
add_interface rtClock clock end
92
set_interface_property rtClock clockRate 0
93 178 jguarin200
 
94 233 jguarin200
set_interface_property rtClock ENABLED true
95 178 jguarin200
 
96 233 jguarin200
add_interface_port rtClock clk clk Input 1
97 178 jguarin200
# | 
98
# +-----------------------------------
99
 
100
# +-----------------------------------
101 218 jguarin200
# | connection point rtSlave
102 178 jguarin200
# | 
103 218 jguarin200
add_interface rtSlave avalon end
104
set_interface_property rtSlave addressAlignment DYNAMIC
105
set_interface_property rtSlave addressUnits WORDS
106 233 jguarin200
set_interface_property rtSlave associatedClock rtClock
107 232 jguarin200
set_interface_property rtSlave associatedReset reset_sink
108 218 jguarin200
set_interface_property rtSlave burstOnBurstBoundariesOnly false
109
set_interface_property rtSlave explicitAddressSpan 0
110
set_interface_property rtSlave holdTime 0
111
set_interface_property rtSlave isMemoryDevice false
112
set_interface_property rtSlave isNonVolatileStorage false
113
set_interface_property rtSlave linewrapBursts false
114
set_interface_property rtSlave maximumPendingReadTransactions 0
115
set_interface_property rtSlave printableDevice false
116
set_interface_property rtSlave readLatency 2
117
set_interface_property rtSlave readWaitStates 0
118
set_interface_property rtSlave readWaitTime 0
119
set_interface_property rtSlave setupTime 0
120
set_interface_property rtSlave timingUnits Cycles
121
set_interface_property rtSlave writeWaitTime 0
122 178 jguarin200
 
123 218 jguarin200
set_interface_property rtSlave ENABLED true
124 178 jguarin200
 
125 218 jguarin200
add_interface_port rtSlave slave_address address Input 4
126
add_interface_port rtSlave slave_read read Input 1
127
add_interface_port rtSlave slave_write write Input 1
128
add_interface_port rtSlave slave_readdata readdata Output 32
129
add_interface_port rtSlave slave_writedata writedata Input 32
130 178 jguarin200
# | 
131
# +-----------------------------------
132
 
133
# +-----------------------------------
134 218 jguarin200
# | connection point rtMaster
135 178 jguarin200
# | 
136 218 jguarin200
add_interface rtMaster avalon start
137
set_interface_property rtMaster addressUnits SYMBOLS
138 233 jguarin200
set_interface_property rtMaster associatedClock rtClock
139 232 jguarin200
set_interface_property rtMaster associatedReset reset_sink
140 218 jguarin200
set_interface_property rtMaster burstOnBurstBoundariesOnly false
141
set_interface_property rtMaster doStreamReads false
142
set_interface_property rtMaster doStreamWrites false
143
set_interface_property rtMaster linewrapBursts false
144
set_interface_property rtMaster readLatency 0
145 178 jguarin200
 
146 218 jguarin200
set_interface_property rtMaster ENABLED true
147 178 jguarin200
 
148 232 jguarin200
add_interface_port rtMaster master_address address Output 32
149
add_interface_port rtMaster master_waitrequest waitrequest Input 1
150 218 jguarin200
add_interface_port rtMaster master_burstcount burstcount Output 5
151
add_interface_port rtMaster master_read read Output 1
152
add_interface_port rtMaster master_readdata readdata Input 32
153
add_interface_port rtMaster master_readdatavalid readdatavalid Input 1
154
add_interface_port rtMaster master_write write Output 1
155
add_interface_port rtMaster master_writedata writedata Output 32
156 178 jguarin200
# | 
157
# +-----------------------------------
158 218 jguarin200
 
159
# +-----------------------------------
160
# | connection point interrupt_sender
161
# | 
162
add_interface interrupt_sender interrupt end
163
set_interface_property interrupt_sender associatedAddressablePoint rtSlave
164 233 jguarin200
set_interface_property interrupt_sender associatedClock rtClock
165 232 jguarin200
set_interface_property interrupt_sender associatedReset reset_sink
166 218 jguarin200
 
167
set_interface_property interrupt_sender ENABLED true
168
 
169
add_interface_port interrupt_sender irq irq Output 1
170
# | 
171
# +-----------------------------------
172 232 jguarin200
 
173
# +-----------------------------------
174
# | connection point reset_sink
175
# | 
176
add_interface reset_sink reset end
177 233 jguarin200
set_interface_property reset_sink associatedClock rtClock
178 232 jguarin200
set_interface_property reset_sink synchronousEdges BOTH
179
 
180
set_interface_property reset_sink ENABLED true
181
 
182
add_interface_port reset_sink rst reset_n Input 1
183
# | 
184
# +-----------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.