| 1 |
4 |
eyalhoc |
<##//////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// Author: Eyal Hochberg ////
|
| 4 |
|
|
//// eyal@provartec.com ////
|
| 5 |
|
|
//// ////
|
| 6 |
|
|
//// Downloaded from: http://www.opencores.org ////
|
| 7 |
|
|
/////////////////////////////////////////////////////////////////////
|
| 8 |
|
|
//// ////
|
| 9 |
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
| 10 |
|
|
//// www.provartec.com ////
|
| 11 |
|
|
//// info@provartec.com ////
|
| 12 |
|
|
//// ////
|
| 13 |
|
|
//// This source file may be used and distributed without ////
|
| 14 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 15 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 16 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
| 17 |
|
|
//// ////
|
| 18 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 19 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 20 |
|
|
//// Public License as published by the Free Software Foundation.////
|
| 21 |
|
|
//// ////
|
| 22 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 23 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 24 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 25 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
| 26 |
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
| 27 |
|
|
//// ////
|
| 28 |
|
|
//////////////////////////////////////////////////////////////////##>
|
| 29 |
2 |
eyalhoc |
|
| 30 |
|
|
INCLUDE def_axi2apb_static.txt
|
| 31 |
|
|
|
| 32 |
|
|
SWAP #FFD #1 ## flip-flop delay
|
| 33 |
|
|
|
| 34 |
|
|
SWAP PREFIX soc ## prefix for all modules and file names
|
| 35 |
|
|
|
| 36 |
|
|
SWAP SLAVE_NUM 8 ## number of APB slaves
|
| 37 |
|
|
|
| 38 |
|
|
SWAP CMD_DEPTH 2 ## number of AXI command FIFO
|
| 39 |
|
|
|
| 40 |
|
|
SWAP ADDR_BITS 24 ## AXI and APB address bits
|
| 41 |
|
|
SWAP ID_BITS 4 ## AXI ID bits
|
| 42 |
|
|
SWAP DEC_BITS 8 ## Address MSBits for slave decoding
|
| 43 |
|
|
|
| 44 |
|
|
SWAP DEC_ADDR0 DEC_BITS'h00 ## Slave 0 address deciding
|
| 45 |
|
|
SWAP DEC_ADDR1 DEC_BITS'h01 ## Slave 1 address deciding
|
| 46 |
|
|
SWAP DEC_ADDR2 DEC_BITS'h02 ## Slave 2 address deciding
|
| 47 |
|
|
SWAP DEC_ADDR3 DEC_BITS'h03 ## Slave 3 address deciding
|
| 48 |
|
|
SWAP DEC_ADDR4 DEC_BITS'h10 ## Slave 4 address deciding
|
| 49 |
|
|
SWAP DEC_ADDR5 DEC_BITS'h11 ## Slave 5 address deciding
|
| 50 |
|
|
SWAP DEC_ADDR6 DEC_BITS'h12 ## Slave 6 address deciding
|
| 51 |
|
|
SWAP DEC_ADDR7 DEC_BITS'h13 ## Slave 7 address deciding
|