URL
https://opencores.org/ocsvn/robust_axi2apb/robust_axi2apb/trunk
[/] [robust_axi2apb/] [trunk/] [src/] [base/] [def_axi2apb_static.txt] - Blame information for rev 4
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
4 |
eyalhoc |
<##//////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// Author: Eyal Hochberg ////
|
| 4 |
|
|
//// eyal@provartec.com ////
|
| 5 |
|
|
//// ////
|
| 6 |
|
|
//// Downloaded from: http://www.opencores.org ////
|
| 7 |
|
|
/////////////////////////////////////////////////////////////////////
|
| 8 |
|
|
//// ////
|
| 9 |
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
| 10 |
|
|
//// www.provartec.com ////
|
| 11 |
|
|
//// info@provartec.com ////
|
| 12 |
|
|
//// ////
|
| 13 |
|
|
//// This source file may be used and distributed without ////
|
| 14 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 15 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 16 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
| 17 |
|
|
//// ////
|
| 18 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 19 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 20 |
|
|
//// Public License as published by the Free Software Foundation.////
|
| 21 |
|
|
//// ////
|
| 22 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 23 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 24 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 25 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
| 26 |
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
| 27 |
|
|
//// ////
|
| 28 |
|
|
//////////////////////////////////////////////////////////////////##>
|
| 29 |
2 |
eyalhoc |
|
| 30 |
|
|
SWAP SLV_BITS LOG2(EXPR(SLAVE_NUM+1)) ##one more for decerr slave
|
| 31 |
|
|
|
| 32 |
|
|
LOOP SX SLAVE_NUM
|
| 33 |
|
|
|
| 34 |
|
|
GROUP APB3 is {
|
| 35 |
|
|
psel 1 output
|
| 36 |
|
|
penable 1 output
|
| 37 |
|
|
pwrite 1 output
|
| 38 |
|
|
paddr ADDR_BITS output
|
| 39 |
|
|
pwdata 32 output
|
| 40 |
|
|
prdata 32 input
|
| 41 |
|
|
pslverr 1 input
|
| 42 |
|
|
pready 1 input
|
| 43 |
|
|
}
|
| 44 |
|
|
|
| 45 |
|
|
GROUP APB_AXI_A is {
|
| 46 |
|
|
ID ID_BITS input
|
| 47 |
|
|
ADDR ADDR_BITS input
|
| 48 |
|
|
LEN 4 input
|
| 49 |
|
|
SIZE 2 input
|
| 50 |
|
|
VALID 1 input
|
| 51 |
|
|
READY 1 output
|
| 52 |
|
|
}
|
| 53 |
|
|
|
| 54 |
|
|
GROUP APB_AXI_W is {
|
| 55 |
|
|
ID ID_BITS input
|
| 56 |
|
|
DATA 32 input
|
| 57 |
|
|
STRB 4 input
|
| 58 |
|
|
LAST 1 input
|
| 59 |
|
|
VALID 1 input
|
| 60 |
|
|
READY 1 output
|
| 61 |
|
|
}
|
| 62 |
|
|
|
| 63 |
|
|
GROUP APB_AXI_B is {
|
| 64 |
|
|
ID ID_BITS output
|
| 65 |
|
|
RESP 2 output
|
| 66 |
|
|
VALID 1 output
|
| 67 |
|
|
READY 1 input
|
| 68 |
|
|
}
|
| 69 |
|
|
|
| 70 |
|
|
GROUP APB_AXI_R is {
|
| 71 |
|
|
ID ID_BITS output
|
| 72 |
|
|
DATA 32 output
|
| 73 |
|
|
RESP 2 output
|
| 74 |
|
|
LAST 1 output
|
| 75 |
|
|
VALID 1 output
|
| 76 |
|
|
READY 1 input
|
| 77 |
|
|
}
|
| 78 |
|
|
|
| 79 |
|
|
GROUP APB_AXI joins {
|
| 80 |
|
|
GROUP APB_AXI_A prefix_AW
|
| 81 |
|
|
GROUP APB_AXI_W prefix_W
|
| 82 |
|
|
GROUP APB_AXI_B prefix_B
|
| 83 |
|
|
GROUP APB_AXI_A prefix_AR
|
| 84 |
|
|
GROUP APB_AXI_R prefix_R
|
| 85 |
|
|
}
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.