OpenCores
URL https://opencores.org/ocsvn/soc_maker/soc_maker/trunk

Subversion Repositories soc_maker

[/] [soc_maker/] [trunk/] [core_lib/] [cores/] [or1200_rel2/] [03_or1200_sparam.yaml] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 feddischso
static_parameters:
2
  :or1200_defines: SOCM_SPARAM
3
    dir: .
4
    path: ./or1200_defines.v.in
5
    file_dst: rtl/verilog/or1200_defines.v
6
    parameters:
7
 
8
      :VCD_DUMP: SOCM_SENTRY
9
         token: TOK_VCD_DUMP
10
         type:  bool
11
         visible: true
12
         editable: true
13
         default: false
14
         choice: "`define OR1200_VCD_DUMP"
15
 
16
      :VERBOSE: SOCM_SENTRY
17
         token: TOK_VERBOSE
18
         type:  bool
19
         visible: true
20
         editable: true
21
         default: false
22
         choice: "`define OR1200_VERBOSE"
23
 
24
      :ASIC: SOCM_SENTRY
25
         token: TOK_ASIC
26
         type:  bool
27
         visible: true
28
         editable: true
29
         default: false
30
         choice: "`define OR1200_ASIC"
31
 
32
      :ASIC_MEM_CHOICE: SOCM_SENTRY
33
         token: TOK_ASIC_MEM_CHOICE
34
         type:  enum
35
         visible: true
36
         editable: true
37
         default: 0
38
         choice:
39
            - "`define OR1200_ARTISAN_SSP"
40
            - "`define OR1200_ARTISAN_SDP"
41
            - "`define OR1200_ARTISAN_STP"
42
            - "`define OR1200_VIRTUALSILICON_SSP"
43
            - "`define OR1200_VIRTUALSILICON_STP_T1"
44
            - "`define OR1200_VIRTUALSILICON_STP_T2"
45
 
46
      :ASIC_NO_DC: SOCM_SENTRY
47
         token: TOK_ASIC_NO_DC
48
         type:  bool
49
         visible: true
50
         editable: true
51
         default: false
52
         choice: "`define OR1200_NO_DC"
53
 
54
      :ASIC_NO_IC: SOCM_SENTRY
55
         token: TOK_ASIC_NO_IC
56
         type:  bool
57
         visible: true
58
         editable: true
59
         default: false
60
         choice: "`define OR1200_NO_IC"
61
 
62
      :ASIC_NO_DMMU: SOCM_SENTRY
63
         token: TOK_ASIC_NO_DMMU
64
         type:  bool
65
         visible: true
66
         editable: true
67
         default: false
68
         choice: "`define OR1200_NO_DMMU"
69
 
70
      :ASIC_NO_IMMU: SOCM_SENTRY
71
         token: TOK_ASIC_NO_IMMU
72
         type:  bool
73
         visible: true
74
         editable: true
75
         default: false
76
         choice: "`define OR1200_NO_IMMU"
77
 
78
      :ASIC_MUL_CHOICE: SOCM_SENTRY
79
         token: TOK_ASIC_MUL_CHOICE
80
         type:  enum
81
         visible: true
82
         editable: true
83
         default: 0
84
         choice:
85
            - "`define OR1200_ASIC_MULTP2_32X32"
86
            - "`define OR1200_GENERIC_MULTP2_32X32"
87
 
88
      :ASIC_IC_CHOICE: SOCM_SENTRY
89
         token: TOK_ASIC_IC_CHOICE
90
         type:  enum
91
         visible: true
92
         editable: true
93
         default: 0
94
         choice:
95
            - "`define OR1200_IC_1W_512B"
96
            - "`define OR1200_IC_1W_4KB"
97
            - "`define OR1200_IC_1W_8KB"
98
 
99
 
100
      :ASIC_DC_CHOICE: SOCM_SENTRY
101
         token: TOK_ASIC_DC_CHOICE
102
         type:  enum
103
         visible: true
104
         editable: true
105
         default: 0
106
         choice:
107
            - "`define OR1200_DC_1W_4KB"
108
            - "`define OR1200_DC_1W_8KB"
109
 
110
      :FPGA_MEM_CHOICE: SOCM_SENTRY
111
         token: TOK_FPGA_MEM_CHOICE
112
         type:  enum
113
         visible: true
114
         editable: true
115
         default: 0
116
         choice:
117
            - " "
118
            - "`define OR1200_ALTERA_LPM"
119
            - "`define OR1200_XILINX_RAMB16"
120
            - "`define OR1200_XILINX_RAMB4"
121
            - "`define OR1200_XILINX_RAM32X1D"
122
            - "`define OR1200_USE_RAM16X1D_FOR_RAM32X1D"
123
 
124
 
125
      :FPGA_NO_DC: SOCM_SENTRY
126
         token: TOK_FPGA_NO_DC
127
         type:  bool
128
         visible: true
129
         editable: true
130
         default: false
131
         choice: "`define OR1200_NO_DC"
132
 
133
      :FPGA_NO_IC: SOCM_SENTRY
134
         token: TOK_FPGA_NO_IC
135
         type:  bool
136
         visible: true
137
         editable: true
138
         default: false
139
         choice: "`define OR1200_NO_IC"
140
 
141
      :FPGA_NO_DMMU: SOCM_SENTRY
142
         token: TOK_FPGA_NO_DMMU
143
         type:  bool
144
         visible: true
145
         editable: true
146
         default: false
147
         choice: "`define OR1200_NO_DMMU"
148
 
149
      :FPGA_NO_IMMU: SOCM_SENTRY
150
         token: TOK_FPGA_NO_IMMU
151
         type:  bool
152
         visible: true
153
         editable: true
154
         default: false
155
         choice: "`define OR1200_NO_IMMU"
156
 
157
      :FPGA_MUL_CHOICE: SOCM_SENTRY
158
         token: TOK_FPGA_MUL_CHOICE
159
         type:  enum
160
         visible: true
161
         editable: true
162
         default: 0
163
         choice:
164
            - "`define OR1200_ASIC_MULTP2_32X32"
165
            - "`define OR1200_GENERIC_MULTP2_32X32"
166
 
167
      :FPGA_IC_CHOICE: SOCM_SENTRY
168
         token: TOK_FPGA_IC_CHOICE
169
         type:  enum
170
         visible: true
171
         editable: true
172
         default: 0
173
         choice:
174
            - "`define OR1200_IC_1W_512B"
175
            - "`define OR1200_IC_1W_4KB"
176
            - "`define OR1200_IC_1W_8KB"
177
 
178
      :FPGA_DC_CHOICE: SOCM_SENTRY
179
         token: TOK_FPGA_DC_CHOICE
180
         type:  enum
181
         visible: true
182
         editable: true
183
         default: 0
184
         choice:
185
            - "`define OR1200_DC_1W_4KB"
186
            - "`define OR1200_DC_1W_8KB"
187
 
188
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.