1 |
32 |
redbear |
EDA Netlist Writer report for spw_fifo_ulight
|
2 |
|
|
Thu Aug 24 22:42:14 2017
|
3 |
|
|
Quartus Prime Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
---------------------
|
7 |
|
|
; Table of Contents ;
|
8 |
|
|
---------------------
|
9 |
|
|
1. Legal Notice
|
10 |
|
|
2. EDA Netlist Writer Summary
|
11 |
|
|
3. Simulation Settings
|
12 |
|
|
4. Simulation Generated Files
|
13 |
|
|
5. EDA Netlist Writer Messages
|
14 |
|
|
|
15 |
|
|
|
16 |
|
|
|
17 |
|
|
----------------
|
18 |
|
|
; Legal Notice ;
|
19 |
|
|
----------------
|
20 |
|
|
Copyright (C) 2017 Intel Corporation. All rights reserved.
|
21 |
|
|
Your use of Intel Corporation's design tools, logic functions
|
22 |
|
|
and other software and tools, and its AMPP partner logic
|
23 |
|
|
functions, and any output files from any of the foregoing
|
24 |
|
|
(including device programming or simulation files), and any
|
25 |
|
|
associated documentation or information are expressly subject
|
26 |
|
|
to the terms and conditions of the Intel Program License
|
27 |
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
28 |
|
|
the Intel MegaCore Function License Agreement, or other
|
29 |
|
|
applicable license agreement, including, without limitation,
|
30 |
|
|
that your use is for the sole purpose of programming logic
|
31 |
|
|
devices manufactured by Intel and sold by Intel or its
|
32 |
|
|
authorized distributors. Please refer to the applicable
|
33 |
|
|
agreement for further details.
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
|
37 |
|
|
+-------------------------------------------------------------------+
|
38 |
|
|
; EDA Netlist Writer Summary ;
|
39 |
|
|
+---------------------------+---------------------------------------+
|
40 |
|
|
; EDA Netlist Writer Status ; Successful - Thu Aug 24 22:42:14 2017 ;
|
41 |
|
|
; Revision Name ; spw_fifo_ulight ;
|
42 |
|
|
; Top-level Entity Name ; SPW_ULIGHT_FIFO ;
|
43 |
|
|
; Family ; Cyclone V ;
|
44 |
|
|
; Simulation Files Creation ; Successful ;
|
45 |
|
|
+---------------------------+---------------------------------------+
|
46 |
|
|
|
47 |
|
|
|
48 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------+
|
49 |
|
|
; Simulation Settings ;
|
50 |
|
|
+---------------------------------------------------------------------------------------------------+---------------------------+
|
51 |
|
|
; Option ; Setting ;
|
52 |
|
|
+---------------------------------------------------------------------------------------------------+---------------------------+
|
53 |
|
|
; Tool Name ; ModelSim-Altera (Verilog) ;
|
54 |
|
|
; Generate functional simulation netlist ; Off ;
|
55 |
|
|
; Time scale ; 1 ps ;
|
56 |
|
|
; Truncate long hierarchy paths ; Off ;
|
57 |
|
|
; Map illegal HDL characters ; Off ;
|
58 |
|
|
; Flatten buses into individual nodes ; Off ;
|
59 |
|
|
; Maintain hierarchy ; Off ;
|
60 |
|
|
; Bring out device-wide set/reset signals as ports ; Off ;
|
61 |
|
|
; Enable glitch filtering ; Off ;
|
62 |
|
|
; Do not write top level VHDL entity ; Off ;
|
63 |
|
|
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off ;
|
64 |
|
|
; Architecture name in VHDL output netlist ; structure ;
|
65 |
|
|
; Generate third-party EDA tool command script for RTL functional simulation ; Off ;
|
66 |
|
|
; Generate third-party EDA tool command script for gate-level simulation ; Off ;
|
67 |
|
|
+---------------------------------------------------------------------------------------------------+---------------------------+
|
68 |
|
|
|
69 |
|
|
|
70 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
71 |
|
|
; Simulation Generated Files ;
|
72 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
73 |
|
|
; Generated Files ;
|
74 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
75 |
|
|
; /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/simulation/modelsim/spw_fifo_ulight.vo ;
|
76 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
77 |
|
|
|
78 |
|
|
|
79 |
|
|
+-----------------------------+
|
80 |
|
|
; EDA Netlist Writer Messages ;
|
81 |
|
|
+-----------------------------+
|
82 |
|
|
Info: *******************************************************************
|
83 |
|
|
Info: Running Quartus Prime EDA Netlist Writer
|
84 |
|
|
Info: Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
|
85 |
|
|
Info: Processing started: Thu Aug 24 22:42:07 2017
|
86 |
|
|
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
87 |
|
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
88 |
|
|
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
|
89 |
|
|
Info (204019): Generated file spw_fifo_ulight.vo in folder "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/simulation/modelsim/" for EDA simulation tool
|
90 |
|
|
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
|
91 |
|
|
Info: Peak virtual memory: 1296 megabytes
|
92 |
|
|
Info: Processing ended: Thu Aug 24 22:42:14 2017
|
93 |
|
|
Info: Elapsed time: 00:00:07
|
94 |
|
|
Info: Total CPU time (on all processors): 00:00:07
|
95 |
|
|
|
96 |
|
|
|