| 1 |
32 |
redbear |
Flow report for spw_fifo_ulight
|
| 2 |
40 |
redbear |
Mon Feb 5 00:59:12 2018
|
| 3 |
|
|
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
|
| 4 |
32 |
redbear |
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Flow Summary
|
| 11 |
|
|
3. Flow Settings
|
| 12 |
|
|
4. Flow Non-Default Global Settings
|
| 13 |
|
|
5. Flow Elapsed Time
|
| 14 |
|
|
6. Flow OS Summary
|
| 15 |
|
|
7. Flow Log
|
| 16 |
|
|
8. Flow Messages
|
| 17 |
|
|
9. Flow Suppressed Messages
|
| 18 |
|
|
|
| 19 |
|
|
|
| 20 |
|
|
|
| 21 |
|
|
----------------
|
| 22 |
|
|
; Legal Notice ;
|
| 23 |
|
|
----------------
|
| 24 |
|
|
Copyright (C) 2017 Intel Corporation. All rights reserved.
|
| 25 |
|
|
Your use of Intel Corporation's design tools, logic functions
|
| 26 |
|
|
and other software and tools, and its AMPP partner logic
|
| 27 |
|
|
functions, and any output files from any of the foregoing
|
| 28 |
|
|
(including device programming or simulation files), and any
|
| 29 |
|
|
associated documentation or information are expressly subject
|
| 30 |
|
|
to the terms and conditions of the Intel Program License
|
| 31 |
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
| 32 |
40 |
redbear |
the Intel FPGA IP License Agreement, or other applicable license
|
| 33 |
|
|
agreement, including, without limitation, that your use is for
|
| 34 |
|
|
the sole purpose of programming logic devices manufactured by
|
| 35 |
|
|
Intel and sold by Intel or its authorized distributors. Please
|
| 36 |
|
|
refer to the applicable agreement for further details.
|
| 37 |
32 |
redbear |
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
40 |
redbear |
+----------------------------------------------------------------------------------------+
|
| 41 |
|
|
; Flow Summary ;
|
| 42 |
|
|
+---------------------------------+------------------------------------------------------+
|
| 43 |
|
|
; Flow Status ; Successful - Mon Feb 5 00:59:12 2018 ;
|
| 44 |
|
|
; Quartus Prime Version ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
|
| 45 |
|
|
; Revision Name ; spw_fifo_ulight ;
|
| 46 |
|
|
; Top-level Entity Name ; SPW_ULIGHT_FIFO ;
|
| 47 |
|
|
; Family ; Cyclone V ;
|
| 48 |
|
|
; Device ; 5CSEMA4U23C6 ;
|
| 49 |
|
|
; Timing Models ; Final ;
|
| 50 |
|
|
; Logic utilization (in ALMs) ; 3,362 / 15,880 ( 21 % ) ;
|
| 51 |
|
|
; Total registers ; 4633 ;
|
| 52 |
|
|
; Total pins ; 19 / 314 ( 6 % ) ;
|
| 53 |
|
|
; Total virtual pins ; 0 ;
|
| 54 |
|
|
; Total block memory bits ; 0 / 2,764,800 ( 0 % ) ;
|
| 55 |
|
|
; Total DSP Blocks ; 0 / 84 ( 0 % ) ;
|
| 56 |
|
|
; Total HSSI RX PCSs ; 0 ;
|
| 57 |
|
|
; Total HSSI PMA RX Deserializers ; 0 ;
|
| 58 |
|
|
; Total HSSI TX PCSs ; 0 ;
|
| 59 |
|
|
; Total HSSI PMA TX Serializers ; 0 ;
|
| 60 |
|
|
; Total PLLs ; 1 / 5 ( 20 % ) ;
|
| 61 |
|
|
; Total DLLs ; 0 / 4 ( 0 % ) ;
|
| 62 |
|
|
+---------------------------------+------------------------------------------------------+
|
| 63 |
32 |
redbear |
|
| 64 |
|
|
|
| 65 |
|
|
+-----------------------------------------+
|
| 66 |
|
|
; Flow Settings ;
|
| 67 |
|
|
+-------------------+---------------------+
|
| 68 |
|
|
; Option ; Setting ;
|
| 69 |
|
|
+-------------------+---------------------+
|
| 70 |
40 |
redbear |
; Start date & time ; 02/05/2018 00:47:03 ;
|
| 71 |
32 |
redbear |
; Main task ; Compilation ;
|
| 72 |
|
|
; Revision Name ; spw_fifo_ulight ;
|
| 73 |
|
|
+-------------------+---------------------+
|
| 74 |
|
|
|
| 75 |
|
|
|
| 76 |
40 |
redbear |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 77 |
|
|
; Flow Non-Default Global Settings ;
|
| 78 |
|
|
+---------------------------------------------------+---------------------------------------------------------------------------+--------------------+---------------------------------+-----------------------------------+
|
| 79 |
|
|
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
| 80 |
|
|
+---------------------------------------------------+---------------------------------------------------------------------------+--------------------+---------------------------------+-----------------------------------+
|
| 81 |
|
|
; ALLOW_REGISTER_DUPLICATION ; Off ; On ; -- ; -- ;
|
| 82 |
|
|
; ALLOW_REGISTER_MERGING ; Off ; On ; -- ; -- ;
|
| 83 |
|
|
; ALLOW_REGISTER_RETIMING ; Off ; On ; -- ; -- ;
|
| 84 |
|
|
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Off ; Auto ; -- ; -- ;
|
| 85 |
|
|
; ALLOW_SYNCH_CTRL_USAGE ; Off ; On ; -- ; -- ;
|
| 86 |
|
|
; ALM_REGISTER_PACKING_EFFORT ; High ; Medium ; -- ; -- ;
|
| 87 |
|
|
; AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ; On ; Off ; -- ; -- ;
|
| 88 |
|
|
; AUTO_DSP_RECOGNITION ; Off ; On ; -- ; -- ;
|
| 89 |
|
|
; AUTO_RAM_RECOGNITION ; Off ; On ; -- ; -- ;
|
| 90 |
|
|
; AUTO_ROM_RECOGNITION ; Off ; On ; -- ; -- ;
|
| 91 |
|
|
; AUTO_SHIFT_REGISTER_RECOGNITION ; Off ; Auto ; -- ; -- ;
|
| 92 |
|
|
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION ; Off ; On ; -- ; -- ;
|
| 93 |
|
|
; COMPILER_SIGNATURE_ID ; 31032335263289.151779881804543 ; -- ; -- ; -- ;
|
| 94 |
|
|
; DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES ; Off ; Auto ; -- ; -- ;
|
| 95 |
|
|
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL ; HSPICE (Signal Integrity) ; ; -- ; -- ;
|
| 96 |
|
|
; EDA_BOARD_DESIGN_TIMING_TOOL ; Stamp (Timing) ; ; -- ; -- ;
|
| 97 |
|
|
; EDA_INPUT_DATA_FORMAT ; Edif ; -- ; -- ; eda_design_synthesis ;
|
| 98 |
|
|
; EDA_OUTPUT_DATA_FORMAT ; Stamp ; -- ; -- ; eda_board_design_timing ;
|
| 99 |
|
|
; EDA_OUTPUT_DATA_FORMAT ; None ; -- ; -- ; eda_simulation ;
|
| 100 |
|
|
; EDA_OUTPUT_DATA_FORMAT ; Hspice ; -- ; -- ; eda_board_design_signal_integrity ;
|
| 101 |
|
|
; EDA_OUTPUT_DATA_FORMAT ; None ; -- ; -- ; eda_board_design_symbol ;
|
| 102 |
|
|
; EDA_RUN_TOOL_AUTOMATICALLY ; Off ; -- ; -- ; eda_simulation ;
|
| 103 |
|
|
; EDA_RUN_TOOL_AUTOMATICALLY ; Off ; -- ; -- ; eda_design_synthesis ;
|
| 104 |
|
|
; EDA_TIME_SCALE ; 1 ps ; -- ; -- ; eda_simulation ;
|
| 105 |
|
|
; ENABLE_SIGNALTAP ; Off ; -- ; -- ; -- ;
|
| 106 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sdram_io.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 107 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/alt_types.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 108 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/system.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 109 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer.pre.c ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 110 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 111 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/tclrpt.pre.c ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 112 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/tclrpt.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 113 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_defines.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 114 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 115 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 116 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto.pre.h ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 117 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/sequencer/emif.pre.xml ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 118 |
|
|
; HPS_ISW_FILE ; ulight_fifo/synthesis/submodules/hps.pre.xml ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 119 |
|
|
; HPS_PARTITION ; On ; -- ; ulight_fifo_hps_0_hps_io_border ; -- ;
|
| 120 |
|
|
; INFER_RAMS_FROM_RAW_LOGIC ; Off ; On ; -- ; -- ;
|
| 121 |
|
|
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
|
| 122 |
|
|
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
|
| 123 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/../ulight_fifo.cmp ; -- ; -- ; -- ;
|
| 124 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/ulight_fifo_hps_0_hps.svd ; -- ; -- ; -- ;
|
| 125 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/../../ulight_fifo.qsys ; -- ; -- ; -- ;
|
| 126 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sdram_io.pre.h ; -- ; -- ; -- ;
|
| 127 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/alt_types.pre.h ; -- ; -- ; -- ;
|
| 128 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/system.pre.h ; -- ; -- ; -- ;
|
| 129 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer.pre.c ; -- ; -- ; -- ;
|
| 130 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer.pre.h ; -- ; -- ; -- ;
|
| 131 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/tclrpt.pre.c ; -- ; -- ; -- ;
|
| 132 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/tclrpt.pre.h ; -- ; -- ; -- ;
|
| 133 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_defines.pre.h ; -- ; -- ; -- ;
|
| 134 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c ; -- ; -- ; -- ;
|
| 135 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; -- ; -- ; -- ;
|
| 136 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/sequencer_auto.pre.h ; -- ; -- ; -- ;
|
| 137 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/sequencer/emif.pre.xml ; -- ; -- ; -- ;
|
| 138 |
|
|
; MISC_FILE ; ulight_fifo/synthesis/submodules/hps.pre.xml ; -- ; -- ; -- ;
|
| 139 |
|
|
; MUX_RESTRUCTURE ; Off ; Auto ; -- ; -- ;
|
| 140 |
|
|
; OPTIMIZATION_MODE ; High Performance Effort ; Balanced ; -- ; -- ;
|
| 141 |
|
|
; OPTIMIZE_FOR_METASTABILITY ; Off ; On ; -- ; -- ;
|
| 142 |
|
|
; OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING ; Pack All IO Registers ; Normal ; -- ; -- ;
|
| 143 |
|
|
; OPTIMIZE_POWER_DURING_FITTING ; Extra effort ; Normal compilation ; -- ; -- ;
|
| 144 |
|
|
; PARTITION_COLOR ; -- (Not supported for targeted family) ; -- ; SPW_ULIGHT_FIFO ; Top ;
|
| 145 |
|
|
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; -- ; SPW_ULIGHT_FIFO ; Top ;
|
| 146 |
|
|
; PARTITION_NETLIST_TYPE ; -- (Not supported for targeted family) ; -- ; SPW_ULIGHT_FIFO ; Top ;
|
| 147 |
|
|
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On ; Off ; -- ; -- ;
|
| 148 |
|
|
; PHYSICAL_SYNTHESIS_COMBO_LOGIC ; On ; Off ; -- ; -- ;
|
| 149 |
|
|
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ; On ; Off ; -- ; -- ;
|
| 150 |
|
|
; PHYSICAL_SYNTHESIS_EFFORT ; Extra ; Normal ; -- ; -- ;
|
| 151 |
|
|
; PLACEMENT_EFFORT_MULTIPLIER ; 4.0 ; 1.0 ; -- ; -- ;
|
| 152 |
|
|
; POWER_BOARD_THERMAL_MODEL ; None (CONSERVATIVE) ; -- ; -- ; -- ;
|
| 153 |
|
|
; POWER_PRESET_COOLING_SOLUTION ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; -- ; -- ; -- ;
|
| 154 |
|
|
; PROJECT_OUTPUT_DIRECTORY ; output_files ; -- ; -- ; -- ;
|
| 155 |
|
|
; REMOVE_DUPLICATE_REGISTERS ; Off ; On ; -- ; -- ;
|
| 156 |
|
|
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; Off ; Auto ; -- ; -- ;
|
| 157 |
|
|
; ROUTER_REGISTER_DUPLICATION ; Off ; Auto ; -- ; -- ;
|
| 158 |
|
|
; ROUTER_TIMING_OPTIMIZATION_LEVEL ; MAXIMUM ; Normal ; -- ; -- ;
|
| 159 |
|
|
; SAFE_STATE_MACHINE ; On ; Off ; -- ; -- ;
|
| 160 |
|
|
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL ; Off ; On ; -- ; -- ;
|
| 161 |
|
|
; SLD_FILE ; ulight_fifo/synthesis/ulight_fifo.regmap ; -- ; -- ; -- ;
|
| 162 |
|
|
; SLD_FILE ; ulight_fifo/synthesis/ulight_fifo.debuginfo ; -- ; -- ; -- ;
|
| 163 |
|
|
; SLD_INFO ; QSYS_NAME ulight_fifo HAS_SOPCINFO 1 GENERATION_ID 1516735843 ; -- ; ulight_fifo ; -- ;
|
| 164 |
|
|
; SOPCINFO_FILE ; ulight_fifo/synthesis/../../ulight_fifo.sopcinfo ; -- ; -- ; -- ;
|
| 165 |
|
|
; STATE_MACHINE_PROCESSING ; One-Hot ; Auto ; -- ; -- ;
|
| 166 |
|
|
; SYNTHESIS_ONLY_QIP ; On ; -- ; -- ; -- ;
|
| 167 |
|
|
; SYNTH_GATED_CLOCK_CONVERSION ; On ; Off ; -- ; -- ;
|
| 168 |
|
|
; SYNTH_PROTECT_SDC_CONSTRAINT ; On ; Off ; -- ; -- ;
|
| 169 |
|
|
; SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM ; Off ; On ; -- ; -- ;
|
| 170 |
|
|
; TOP_LEVEL_ENTITY ; SPW_ULIGHT_FIFO ; spw_fifo_ulight ; -- ; -- ;
|
| 171 |
|
|
; USE_SIGNALTAP_FILE ; output_files/stp2.stp ; -- ; -- ; -- ;
|
| 172 |
|
|
+---------------------------------------------------+---------------------------------------------------------------------------+--------------------+---------------------------------+-----------------------------------+
|
| 173 |
32 |
redbear |
|
| 174 |
|
|
|
| 175 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------+
|
| 176 |
|
|
; Flow Elapsed Time ;
|
| 177 |
|
|
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 178 |
|
|
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
| 179 |
|
|
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 180 |
40 |
redbear |
; Analysis & Synthesis ; 00:01:23 ; 1.3 ; 1287 MB ; 00:01:52 ;
|
| 181 |
|
|
; Fitter ; 00:05:06 ; 1.1 ; 2473 MB ; 00:08:48 ;
|
| 182 |
|
|
; Assembler ; 00:00:19 ; 1.0 ; 1044 MB ; 00:00:11 ;
|
| 183 |
|
|
; TimeQuest Timing Analyzer ; 00:01:19 ; 1.2 ; 1444 MB ; 00:01:24 ;
|
| 184 |
|
|
; EDA Netlist Writer ; 00:00:06 ; 1.0 ; 1244 MB ; 00:00:06 ;
|
| 185 |
|
|
; Total ; 00:08:13 ; -- ; -- ; 00:12:21 ;
|
| 186 |
32 |
redbear |
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 187 |
|
|
|
| 188 |
|
|
|
| 189 |
|
|
+-----------------------------------------------------------------------------------------+
|
| 190 |
|
|
; Flow OS Summary ;
|
| 191 |
|
|
+---------------------------+------------------+------------+------------+----------------+
|
| 192 |
|
|
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
|
| 193 |
|
|
+---------------------------+------------------+------------+------------+----------------+
|
| 194 |
|
|
; Analysis & Synthesis ; linux-hjij.suse ; SUSE LINUX ; 42 ; x86_64 ;
|
| 195 |
|
|
; Fitter ; linux-hjij.suse ; SUSE LINUX ; 42 ; x86_64 ;
|
| 196 |
|
|
; Assembler ; linux-hjij.suse ; SUSE LINUX ; 42 ; x86_64 ;
|
| 197 |
|
|
; TimeQuest Timing Analyzer ; linux-hjij.suse ; SUSE LINUX ; 42 ; x86_64 ;
|
| 198 |
|
|
; EDA Netlist Writer ; linux-hjij.suse ; SUSE LINUX ; 42 ; x86_64 ;
|
| 199 |
|
|
+---------------------------+------------------+------------+------------+----------------+
|
| 200 |
|
|
|
| 201 |
|
|
|
| 202 |
|
|
------------
|
| 203 |
|
|
; Flow Log ;
|
| 204 |
|
|
------------
|
| 205 |
|
|
quartus_map --read_settings_files=on --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
| 206 |
|
|
quartus_fit --read_settings_files=off --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
| 207 |
|
|
quartus_asm --read_settings_files=off --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
| 208 |
|
|
quartus_sta spw_fifo_ulight -c spw_fifo_ulight
|
| 209 |
|
|
quartus_eda --read_settings_files=off --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
| 210 |
|
|
|
| 211 |
|
|
|
| 212 |
|
|
|
