1 |
32 |
redbear |
#
|
2 |
|
|
# AUTO-GENERATED FILE: Do not edit ! ! !
|
3 |
|
|
#
|
4 |
|
|
|
5 |
|
|
set ::GLOBAL_hps_sdram_p0_corename "hps_sdram_p0"
|
6 |
|
|
set ::GLOBAL_hps_sdram_p0_io_standard "SSTL-15"
|
7 |
|
|
set ::GLOBAL_hps_sdram_p0_io_interface_type "HPAD"
|
8 |
|
|
set ::GLOBAL_hps_sdram_p0_io_standard_differential "1.5-V SSTL"
|
9 |
|
|
set ::GLOBAL_hps_sdram_p0_io_standard_cmos "1.5V"
|
10 |
|
|
set ::GLOBAL_hps_sdram_p0_number_of_dqs_groups 1
|
11 |
|
|
set ::GLOBAL_hps_sdram_p0_dqs_group_size 8
|
12 |
|
|
set ::GLOBAL_hps_sdram_p0_number_of_ck_pins 1
|
13 |
|
|
set ::GLOBAL_hps_sdram_p0_number_of_dm_pins 1
|
14 |
|
|
set ::GLOBAL_hps_sdram_p0_dqs_delay_chain_length 0
|
15 |
|
|
set ::GLOBAL_hps_sdram_p0_uniphy_temp_ver_code 72938332
|
16 |
|
|
# PLL Parameters
|
17 |
|
|
|
18 |
|
|
#USER W A R N I N G !
|
19 |
|
|
#USER The PLL parameters are statically defined in this
|
20 |
|
|
#USER file at generation time!
|
21 |
|
|
#USER To ensure timing constraints and timing reports are correct, when you make
|
22 |
|
|
#USER any changes to the PLL component using the MegaWizard Plug-In,
|
23 |
|
|
#USER apply those changes to the PLL parameters in this file
|
24 |
|
|
|
25 |
|
|
set ::GLOBAL_hps_sdram_p0_num_pll_clock 4
|
26 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(0) 24
|
27 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(0) 10
|
28 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(0) 0.0
|
29 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_AFI_CLK) 24
|
30 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_AFI_CLK) 10
|
31 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_AFI_CLK) 0.0
|
32 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(1) 24
|
33 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(1) 10
|
34 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(1) 0.0
|
35 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_MEM_CLK) 24
|
36 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_MEM_CLK) 10
|
37 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_MEM_CLK) 0.0
|
38 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(2) 24
|
39 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(2) 10
|
40 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(2) 270.0
|
41 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_WRITE_CLK) 24
|
42 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_WRITE_CLK) 10
|
43 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_WRITE_CLK) 270.0
|
44 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(3) 24
|
45 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(3) 10
|
46 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(3) 270.0
|
47 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_ADDR_CMD_CLK) 24
|
48 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_ADDR_CMD_CLK) 10
|
49 |
|
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_ADDR_CMD_CLK) 270.0
|
50 |
|
|
|
51 |
|
|
set ::GLOBAL_hps_sdram_p0_leveling_capture_phase 90.0
|
52 |
|
|
|
53 |
|
|
##############################################################
|
54 |
|
|
## IP options
|
55 |
|
|
##############################################################
|
56 |
|
|
|
57 |
|
|
set IP(write_dcc) "static"
|
58 |
|
|
set IP(write_deskew_range) 31
|
59 |
|
|
set IP(read_deskew_range) 31
|
60 |
|
|
set IP(write_deskew_range_setup) 4
|
61 |
|
|
set IP(write_deskew_range_hold) 31
|
62 |
|
|
set IP(read_deskew_range_setup) 31
|
63 |
|
|
set IP(read_deskew_range_hold) 31
|
64 |
|
|
set IP(mem_if_memtype) "ddr3"
|
65 |
|
|
set IP(RDIMM) 0
|
66 |
|
|
set IP(LRDIMM) 0
|
67 |
|
|
set IP(mp_calibration) 1
|
68 |
|
|
set IP(quantization_T9) 0.025
|
69 |
|
|
set IP(quantization_T1) 0.025
|
70 |
|
|
set IP(quantization_DCC) 0.025
|
71 |
|
|
set IP(quantization_T7) 0.025
|
72 |
|
|
set IP(quantization_WL) 0.0125
|
73 |
|
|
set IP(quantization_T11) 0.025
|
74 |
|
|
set IP(eol_reduction_factor_addr) 2.0
|
75 |
|
|
set IP(eol_reduction_factor_read) 2.1
|
76 |
|
|
set IP(eol_reduction_factor_write) 2.35
|
77 |
|
|
# Can be either dynamic or static
|
78 |
|
|
set IP(write_deskew_mode) "dynamic"
|
79 |
|
|
set IP(read_deskew_mode) "dynamic"
|
80 |
|
|
set IP(discrete_device) 1
|
81 |
|
|
set IP(num_ranks) 1
|
82 |
|
|
set IP(num_shadow_registers) 1
|
83 |
|
|
set IP(tracking_enabled) 0
|
84 |
|
|
|
85 |
|
|
set IP(num_report_paths) 10
|
86 |
|
|
set IP(epr) 0.058
|
87 |
|
|
set IP(epw) 0.076
|