OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [ulight_fifo/] [synthesis/] [submodules/] [ulight_fifo_hps_0_hps_io.v] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 redbear
// ulight_fifo_hps_0_hps_io.v
2
 
3
// This file was auto-generated from altera_hps_io_hw.tcl.  If you edit it your changes
4
// will probably be lost.
5
// 
6 40 redbear
// Generated using ACDS version 17.1 593
7 32 redbear
 
8
`timescale 1 ps / 1 ps
9
module ulight_fifo_hps_0_hps_io (
10
                output wire [12:0] mem_a,       // memory.mem_a
11
                output wire [2:0]  mem_ba,      //       .mem_ba
12
                output wire        mem_ck,      //       .mem_ck
13
                output wire        mem_ck_n,    //       .mem_ck_n
14
                output wire        mem_cke,     //       .mem_cke
15
                output wire        mem_cs_n,    //       .mem_cs_n
16
                output wire        mem_ras_n,   //       .mem_ras_n
17
                output wire        mem_cas_n,   //       .mem_cas_n
18
                output wire        mem_we_n,    //       .mem_we_n
19
                output wire        mem_reset_n, //       .mem_reset_n
20
                inout  wire [7:0]  mem_dq,      //       .mem_dq
21
                inout  wire        mem_dqs,     //       .mem_dqs
22
                inout  wire        mem_dqs_n,   //       .mem_dqs_n
23
                output wire        mem_odt,     //       .mem_odt
24
                output wire        mem_dm,      //       .mem_dm
25
                input  wire        oct_rzqin    //       .oct_rzqin
26
        );
27
 
28
        ulight_fifo_hps_0_hps_io_border border (
29
                .mem_a       (mem_a),       // memory.mem_a
30
                .mem_ba      (mem_ba),      //       .mem_ba
31
                .mem_ck      (mem_ck),      //       .mem_ck
32
                .mem_ck_n    (mem_ck_n),    //       .mem_ck_n
33
                .mem_cke     (mem_cke),     //       .mem_cke
34
                .mem_cs_n    (mem_cs_n),    //       .mem_cs_n
35
                .mem_ras_n   (mem_ras_n),   //       .mem_ras_n
36
                .mem_cas_n   (mem_cas_n),   //       .mem_cas_n
37
                .mem_we_n    (mem_we_n),    //       .mem_we_n
38
                .mem_reset_n (mem_reset_n), //       .mem_reset_n
39
                .mem_dq      (mem_dq),      //       .mem_dq
40
                .mem_dqs     (mem_dqs),     //       .mem_dqs
41
                .mem_dqs_n   (mem_dqs_n),   //       .mem_dqs_n
42
                .mem_odt     (mem_odt),     //       .mem_odt
43
                .mem_dm      (mem_dm),      //       .mem_dm
44
                .oct_rzqin   (oct_rzqin)    //       .oct_rzqin
45
        );
46
 
47
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.