OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [ulight_fifo/] [synthesis/] [submodules/] [ulight_fifo_pll_0.v] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 redbear
`timescale 1ns/10ps
2
module  ulight_fifo_pll_0(
3
 
4
        // interface 'refclk'
5
        input wire refclk,
6
 
7
        // interface 'reset'
8
        input wire rst,
9
 
10
        // interface 'outclk0'
11
        output wire outclk_0,
12
 
13
        // interface 'locked'
14
        output wire locked,
15
 
16
        // interface 'refclk1'
17
        input wire refclk1
18
);
19
 
20
        altera_pll #(
21
                .fractional_vco_multiplier("false"),
22 40 redbear
                .reference_clock_frequency("50.0 MHz"),
23 32 redbear
                .pll_fractional_cout(32),
24
                .pll_dsm_out_sel("1st_order"),
25 40 redbear
                .operation_mode("normal"),
26 32 redbear
                .number_of_clocks(1),
27
                .output_clock_frequency0("400.000000 MHz"),
28
                .phase_shift0("0 ps"),
29
                .duty_cycle0(50),
30
                .output_clock_frequency1("0 MHz"),
31
                .phase_shift1("0 ps"),
32
                .duty_cycle1(50),
33
                .output_clock_frequency2("0 MHz"),
34
                .phase_shift2("0 ps"),
35
                .duty_cycle2(50),
36
                .output_clock_frequency3("0 MHz"),
37
                .phase_shift3("0 ps"),
38
                .duty_cycle3(50),
39
                .output_clock_frequency4("0 MHz"),
40
                .phase_shift4("0 ps"),
41
                .duty_cycle4(50),
42
                .output_clock_frequency5("0 MHz"),
43
                .phase_shift5("0 ps"),
44
                .duty_cycle5(50),
45
                .output_clock_frequency6("0 MHz"),
46
                .phase_shift6("0 ps"),
47
                .duty_cycle6(50),
48
                .output_clock_frequency7("0 MHz"),
49
                .phase_shift7("0 ps"),
50
                .duty_cycle7(50),
51
                .output_clock_frequency8("0 MHz"),
52
                .phase_shift8("0 ps"),
53
                .duty_cycle8(50),
54
                .output_clock_frequency9("0 MHz"),
55
                .phase_shift9("0 ps"),
56
                .duty_cycle9(50),
57
                .output_clock_frequency10("0 MHz"),
58
                .phase_shift10("0 ps"),
59
                .duty_cycle10(50),
60
                .output_clock_frequency11("0 MHz"),
61
                .phase_shift11("0 ps"),
62
                .duty_cycle11(50),
63
                .output_clock_frequency12("0 MHz"),
64
                .phase_shift12("0 ps"),
65
                .duty_cycle12(50),
66
                .output_clock_frequency13("0 MHz"),
67
                .phase_shift13("0 ps"),
68
                .duty_cycle13(50),
69
                .output_clock_frequency14("0 MHz"),
70
                .phase_shift14("0 ps"),
71
                .duty_cycle14(50),
72
                .output_clock_frequency15("0 MHz"),
73
                .phase_shift15("0 ps"),
74
                .duty_cycle15(50),
75
                .output_clock_frequency16("0 MHz"),
76
                .phase_shift16("0 ps"),
77
                .duty_cycle16(50),
78
                .output_clock_frequency17("0 MHz"),
79
                .phase_shift17("0 ps"),
80
                .duty_cycle17(50),
81
                .pll_type("Cyclone V"),
82
                .pll_subtype("General"),
83 40 redbear
                .m_cnt_hi_div(4),
84
                .m_cnt_lo_div(4),
85 32 redbear
                .n_cnt_hi_div(256),
86
                .n_cnt_lo_div(256),
87
                .m_cnt_bypass_en("false"),
88
                .n_cnt_bypass_en("true"),
89
                .m_cnt_odd_div_duty_en("false"),
90
                .n_cnt_odd_div_duty_en("false"),
91
                .c_cnt_hi_div0(256),
92
                .c_cnt_lo_div0(256),
93
                .c_cnt_prst0(1),
94
                .c_cnt_ph_mux_prst0(0),
95
                .c_cnt_in_src0("ph_mux_clk"),
96
                .c_cnt_bypass_en0("true"),
97
                .c_cnt_odd_div_duty_en0("false"),
98
                .c_cnt_hi_div1(1),
99
                .c_cnt_lo_div1(1),
100
                .c_cnt_prst1(1),
101
                .c_cnt_ph_mux_prst1(0),
102
                .c_cnt_in_src1("ph_mux_clk"),
103
                .c_cnt_bypass_en1("true"),
104
                .c_cnt_odd_div_duty_en1("false"),
105
                .c_cnt_hi_div2(1),
106
                .c_cnt_lo_div2(1),
107
                .c_cnt_prst2(1),
108
                .c_cnt_ph_mux_prst2(0),
109
                .c_cnt_in_src2("ph_mux_clk"),
110
                .c_cnt_bypass_en2("true"),
111
                .c_cnt_odd_div_duty_en2("false"),
112
                .c_cnt_hi_div3(1),
113
                .c_cnt_lo_div3(1),
114
                .c_cnt_prst3(1),
115
                .c_cnt_ph_mux_prst3(0),
116
                .c_cnt_in_src3("ph_mux_clk"),
117
                .c_cnt_bypass_en3("true"),
118
                .c_cnt_odd_div_duty_en3("false"),
119
                .c_cnt_hi_div4(1),
120
                .c_cnt_lo_div4(1),
121
                .c_cnt_prst4(1),
122
                .c_cnt_ph_mux_prst4(0),
123
                .c_cnt_in_src4("ph_mux_clk"),
124
                .c_cnt_bypass_en4("true"),
125
                .c_cnt_odd_div_duty_en4("false"),
126
                .c_cnt_hi_div5(1),
127
                .c_cnt_lo_div5(1),
128
                .c_cnt_prst5(1),
129
                .c_cnt_ph_mux_prst5(0),
130
                .c_cnt_in_src5("ph_mux_clk"),
131
                .c_cnt_bypass_en5("true"),
132
                .c_cnt_odd_div_duty_en5("false"),
133
                .c_cnt_hi_div6(1),
134
                .c_cnt_lo_div6(1),
135
                .c_cnt_prst6(1),
136
                .c_cnt_ph_mux_prst6(0),
137
                .c_cnt_in_src6("ph_mux_clk"),
138
                .c_cnt_bypass_en6("true"),
139
                .c_cnt_odd_div_duty_en6("false"),
140
                .c_cnt_hi_div7(1),
141
                .c_cnt_lo_div7(1),
142
                .c_cnt_prst7(1),
143
                .c_cnt_ph_mux_prst7(0),
144
                .c_cnt_in_src7("ph_mux_clk"),
145
                .c_cnt_bypass_en7("true"),
146
                .c_cnt_odd_div_duty_en7("false"),
147
                .c_cnt_hi_div8(1),
148
                .c_cnt_lo_div8(1),
149
                .c_cnt_prst8(1),
150
                .c_cnt_ph_mux_prst8(0),
151
                .c_cnt_in_src8("ph_mux_clk"),
152
                .c_cnt_bypass_en8("true"),
153
                .c_cnt_odd_div_duty_en8("false"),
154
                .c_cnt_hi_div9(1),
155
                .c_cnt_lo_div9(1),
156
                .c_cnt_prst9(1),
157
                .c_cnt_ph_mux_prst9(0),
158
                .c_cnt_in_src9("ph_mux_clk"),
159
                .c_cnt_bypass_en9("true"),
160
                .c_cnt_odd_div_duty_en9("false"),
161
                .c_cnt_hi_div10(1),
162
                .c_cnt_lo_div10(1),
163
                .c_cnt_prst10(1),
164
                .c_cnt_ph_mux_prst10(0),
165
                .c_cnt_in_src10("ph_mux_clk"),
166
                .c_cnt_bypass_en10("true"),
167
                .c_cnt_odd_div_duty_en10("false"),
168
                .c_cnt_hi_div11(1),
169
                .c_cnt_lo_div11(1),
170
                .c_cnt_prst11(1),
171
                .c_cnt_ph_mux_prst11(0),
172
                .c_cnt_in_src11("ph_mux_clk"),
173
                .c_cnt_bypass_en11("true"),
174
                .c_cnt_odd_div_duty_en11("false"),
175
                .c_cnt_hi_div12(1),
176
                .c_cnt_lo_div12(1),
177
                .c_cnt_prst12(1),
178
                .c_cnt_ph_mux_prst12(0),
179
                .c_cnt_in_src12("ph_mux_clk"),
180
                .c_cnt_bypass_en12("true"),
181
                .c_cnt_odd_div_duty_en12("false"),
182
                .c_cnt_hi_div13(1),
183
                .c_cnt_lo_div13(1),
184
                .c_cnt_prst13(1),
185
                .c_cnt_ph_mux_prst13(0),
186
                .c_cnt_in_src13("ph_mux_clk"),
187
                .c_cnt_bypass_en13("true"),
188
                .c_cnt_odd_div_duty_en13("false"),
189
                .c_cnt_hi_div14(1),
190
                .c_cnt_lo_div14(1),
191
                .c_cnt_prst14(1),
192
                .c_cnt_ph_mux_prst14(0),
193
                .c_cnt_in_src14("ph_mux_clk"),
194
                .c_cnt_bypass_en14("true"),
195
                .c_cnt_odd_div_duty_en14("false"),
196
                .c_cnt_hi_div15(1),
197
                .c_cnt_lo_div15(1),
198
                .c_cnt_prst15(1),
199
                .c_cnt_ph_mux_prst15(0),
200
                .c_cnt_in_src15("ph_mux_clk"),
201
                .c_cnt_bypass_en15("true"),
202
                .c_cnt_odd_div_duty_en15("false"),
203
                .c_cnt_hi_div16(1),
204
                .c_cnt_lo_div16(1),
205
                .c_cnt_prst16(1),
206
                .c_cnt_ph_mux_prst16(0),
207
                .c_cnt_in_src16("ph_mux_clk"),
208
                .c_cnt_bypass_en16("true"),
209
                .c_cnt_odd_div_duty_en16("false"),
210
                .c_cnt_hi_div17(1),
211
                .c_cnt_lo_div17(1),
212
                .c_cnt_prst17(1),
213
                .c_cnt_ph_mux_prst17(0),
214
                .c_cnt_in_src17("ph_mux_clk"),
215
                .c_cnt_bypass_en17("true"),
216
                .c_cnt_odd_div_duty_en17("false"),
217
                .pll_vco_div(2),
218 40 redbear
                .pll_cp_current(20),
219
                .pll_bwctrl(4000),
220 32 redbear
                .pll_output_clk_frequency("400.0 MHz"),
221
                .pll_fractional_division("1"),
222 40 redbear
                .mimic_fbclk_type("gclk"),
223 32 redbear
                .pll_fbclk_mux_1("glb"),
224 40 redbear
                .pll_fbclk_mux_2("fb_1"),
225 32 redbear
                .pll_m_cnt_in_src("ph_mux_clk"),
226
                .pll_slf_rst("false"),
227
                .refclk1_frequency("100.0 MHz"),
228
                .pll_clk_loss_sw_en("true"),
229
                .pll_manu_clk_sw_en("false"),
230
                .pll_auto_clk_sw_en("true"),
231
                .pll_clkin_1_src("clk_1"),
232
                .pll_clk_sw_dly(0)
233
        ) altera_pll_i (
234
                .refclk1        (refclk1),
235
                .rst    (rst),
236
                .outclk ({outclk_0}),
237
                .locked (locked),
238
                .fboutclk       ( ),
239
                .fbclk  (1'b0),
240
                .refclk (refclk)
241
        );
242
endmodule
243
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.