OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [run.do] - Blame information for rev 18

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 HanySalah
rm -rf work
2
rm -rf *.log
3
rm -rf transcript
4
rm -rf vsim.wlf
5
rm -rf vsim_stacktrace.vstf
6 2 HanySalah
vlib work
7 18 HanySalah
#setenv UVM_HOME '/home/hanysalah/Desktop/training/uvm-1.2'
8 6 HanySalah
#------------------------------
9
# BFMs Compiling
10
#------------------------------
11 18 HanySalah
vlog  uvm-1.2/src/uvm.sv +incdir+uvm_src/
12
#------------------------------
13
# BFMs Compiling
14
#------------------------------
15 2 HanySalah
vlog -novopt interfaces/uart_interface.sv +incdir+../
16
vlog -novopt interfaces/rf_interface.sv +incdir+../
17
vlog -novopt interfaces/uart_arbiter.sv +incdir+../
18 6 HanySalah
#-----------------------------
19
# Agent Compiling
20
#------------------------------
21 18 HanySalah
vlog -novopt agent/agent_pkg.sv +incdir+agent +incdir+agent/driver  +incdir+./ +incdir+agent/configuration +incdir+agent/sequence +incdir+agent/transaction +incdir+agent/monitor +incdir+agent/coverage  +incdir+uvm_src/ +define+UVM_1p2
22 6 HanySalah
#-----------------------------
23
# Environment & Scoreboard Compiling
24
#------------------------------
25 18 HanySalah
vlog -novopt env/env_pkg.sv +incdir+env +incdir+analysis  +incdir+uvm_src/ +define+UVM_1p2
26 6 HanySalah
#-----------------------------
27
# UART TEST Compiling
28
#------------------------------
29 18 HanySalah
vlog -novopt uart_pkg.sv +incdir+test/ +incdir+agent/ +incdir+env/ +incdir+./ +incdir+../  +incdir+uvm_src/ +define+UVM_1p2
30 6 HanySalah
#-----------------------------
31
# UART DUT Compiling
32
#------------------------------
33 2 HanySalah
vlog ../rtl/uart_tx.v +incdir+../rtl
34
vlog ../rtl/uart_rx.v +incdir+../rtl
35
vlog ../rtl/baud_gen.v +incdir+../rtl
36
vlog ../rtl/uart_top.v +incdir+../rtl
37
vlog ../rtl/uart_parser.v +incdir+../rtl
38
vlog ../rtl/uart2bus_top.v +incdir+../rtl
39 6 HanySalah
#-----------------------------
40
# UART Top Testbench Compiling
41
#------------------------------
42 18 HanySalah
vlog -novopt uart_top.sv +incdir+../../rtl/i2c/ +incdir+./ +incdir+../rtl  +incdir+uvm_src/ +define+UVM_1p2
43 6 HanySalah
#-----------------------------
44
# UART Top Testbench Simulation
45
#------------------------------
46 18 HanySalah
vsim -novopt +coverage uart_top_tb -sv_lib /home/hanysalah/Desktop/training/uvm-1.2/lib/uvm_dpi64 +UVM_NO_RELNOTES
47 8 HanySalah
run -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.