OpenCores
URL https://opencores.org/ocsvn/apbtoaes128/apbtoaes128/trunk

Subversion Repositories apbtoaes128

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /apbtoaes128
    from Rev 11 to Rev 10
    Reverse comparison

Rev 11 → Rev 10

/trunk/rtl/host_interface.v
200,6 → 200,7
// Write and read enable signals
assign write_en = PSEL & PENABLE & PWRITE;
assign read_en = (PSEL & ~PWRITE)?1'b1:1'b0;
//((PSEL & ~PWRITE)&(PADDR >= AES_KEYR0 & PADDR <= AES_IVR3))?1'b1:1'b0;
 
// Configuration Register Logic
assign dma_out_en = aes_cr[10];
272,7 → 273,7
if(ccf_set)
ccf <= 1'b1;
else
if(ccfc && aes_cr_wr_en )//&& access_permission)
if(ccfc && aes_cr_wr_en && access_permission)
ccf <= 1'b0;
end
end
402,8 → 403,8
assign col_addr = cnt;
assign col_wr_en = (PADDR == AES_DINR && write_en && state == INPUT);
assign col_rd_en = (PADDR == AES_DOUTR && read_en && state == OUTPUT);
assign wr_err_en = (PENABLE && PADDR == AES_DINR && write_en && (state != INPUT && state != IDLE));
assign rd_err_en = (PENABLE && PADDR == AES_DOUTR && read_en && (state != OUTPUT && state != IDLE));
assign wr_err_en = (PADDR == AES_DINR && write_en && (state != INPUT && state != IDLE));
assign rd_err_en = (PADDR == AES_DOUTR && read_en && (state != OUTPUT && state != IDLE));
 
// DMA Requests Logic
always @(posedge PCLK, negedge PRESETn)

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.