URL
https://opencores.org/ocsvn/claw/claw/trunk
Subversion Repositories claw
Compare Revisions
- This comparison shows the changes necessary to convert path
/claw/trunk/or1200_cpu/work/or1200_ic_tag
- from Rev 2 to Rev 4
- ↔ Reverse comparison
Rev 2 → Rev 4
/_primary.vhd
0,0 → 1,18
library verilog; |
use verilog.vl_types.all; |
entity or1200_ic_tag is |
generic( |
dw : integer := 21; |
aw : integer := 8 |
); |
port( |
clk : in vl_logic; |
rst : in vl_logic; |
addr : in vl_logic_vector; |
en : in vl_logic; |
we : in vl_logic; |
datain : in vl_logic_vector; |
tag_v : out vl_logic; |
tag : out vl_logic_vector |
); |
end or1200_ic_tag; |
_primary.vhd
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: verilog.asm
===================================================================
--- verilog.asm (nonexistent)
+++ verilog.asm (revision 4)
@@ -0,0 +1,214 @@
+4 A 7
+џџk 4 1 T ќ
+џџ
+џџЙ
+џџ ц
+џџ< §џ §џ0 §џ`
+џџ џџ
+ §џp §џ0 §џ
+џџ џџ
+ §џ §џИ
+џџГ џџP
+ 3У 0 П 0 К 4
+
+џџќ џџ §џ
+
+џџ џџ
+
+џџќ џџ §џ
+
+џџ џџ
+
+џџ
+ §џ0
+џџ8
+ џџ
+
+ §џ0
+џџ
+џџ8 џџ
+
+џџ
+џџ2
+џџ
+џџ2
+
+џџ
+
+џџ
+
+џџ
+
+џџT
+џџ
+џџ2
+џџ §џ8 §џ0
+џџT
+џџ ,
+
+
+
+
+џџ џџ
+
+џџ §џ@ §џ0
+џџK
+џџD
+џџќ џџ §џP
+ џџ
+џџ џџ$
+
+џџќ џџ( §џh
+
+џџ џџ,
+
+џџќ џџ0 §џ
+
+џџ џџ4
+
+џџ
+ §џ0
+џџ8 џџH
+ §џ0
+џџH
+џџ8 џџL
+
+џџL
+џџ2
+џџH
+џџ2
+џџ
+џџH
+
+џџ
+
+џџT
+џџH
+џџ2
+џџH §џ8 §џ0
+џџT
+џџL ,
+
+
+
+џџ џџ`
+
+џџL §џ@ §џ0
+џџK
+џџ
+џџќ ! џџ8 ! §џ
+! џџ`
+џџ " џџ<
+"
+џџќ # џџ@ # §џР
+#
+џџ $ џџD
+$
+џџL
+џџ2 %
+џџH
+џџ2 &