URL
https://opencores.org/ocsvn/claw/claw/trunk
Subversion Repositories claw
Compare Revisions
- This comparison shows the changes necessary to convert path
/claw/trunk/or1200_cpu/work/or1200_spram_256x21
- from Rev 2 to Rev 4
- ↔ Reverse comparison
Rev 2 → Rev 4
/_primary.vhd
0,0 → 1,18
library verilog; |
use verilog.vl_types.all; |
entity or1200_spram_256x21 is |
generic( |
aw : integer := 8; |
dw : integer := 21 |
); |
port( |
clk : in vl_logic; |
rst : in vl_logic; |
ce : in vl_logic; |
we : in vl_logic; |
oe : in vl_logic; |
addr : in vl_logic_vector; |
di : in vl_logic_vector; |
do : out vl_logic_vector |
); |
end or1200_spram_256x21; |
_primary.vhd
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: verilog.asm
===================================================================
--- verilog.asm (nonexistent)
+++ verilog.asm (revision 4)
@@ -0,0 +1,374 @@
+4 Ќ \ ' 7
+џџk 4 * є
+џџ
+
+џџЙ
+џџ
+џџ< §џ( §џ@ §џp
+џџ џџ
+ §џ §џ@ §џ
+џџ џџ
+ 3x 0 t 0 o 4
+ n
+џџќ џџЄ §џи
+
+џџ џџЈ
+
+џџќ џџЌ §џ№
+
+џџ џџА
+
+џџќ џџД §џ
+ џџP
+џџ џџИ
+
+џџќ
+ џџМ
+
+ §џ
+
+ џџX
+џџ џџР
+
+џџќ џџФ
+ §џ8
+ џџ`
+џџ
+ џџШ
+
+
+џџ
+ §џ@
+џџ8 џџ
+ §џ@
+џџ
+џџ8 џџ
+
+џџ
+џџ2
+џџ
+џџ2
+џџ
+џџ
+
+џџ
+
+џџT
+џџ
+џџ2
+џџ §џP §џ@
+џџT
+џџ ,
+
+
+
+џџ џџ
+
+џџ §џX §џ@
+џџK џџ
+џџZ џџh
+
+џџD
+џџќ џџЬ §џh
+
+џџh џџ
+џџ џџа
+
+џџ
+ §џ@
+џџ8 џџH
+ §џ@
+џџH
+џџ8 џџL
+
+џџL
+џџ2
+џџH
+џџ2
+џџ
+џџH
+
+џџ
+
+џџT
+џџH
+џџ2 ! !
+џџH §џP §џ@
+џџT "
+џџL ,
+"
+
+!
+џџ џџ`
+
+џџL §џX §џ@
+џџK џџ`
+џџZ # џџl
+#
+џџ
+џџќ $ џџд $ §џ
+$
+џџl џџ`
+џџ % џџи
+%
+џџ
+џџќ &