OpenCores
URL https://opencores.org/ocsvn/core1990_interlaken/core1990_interlaken/trunk

Subversion Repositories core1990_interlaken

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /core1990_interlaken/trunk/documentation/protocol_survey_report/Bibliography
    from Rev 8 to Rev 9
    Reverse comparison

Rev 8 → Rev 9

/Bibliography.tex
304,29 → 304,9
Interlaken Alliance,
\textit{"Interlaken Interoperability Recommendations"}
[On-line] Available:
\url{http://www.interlakenalliance.com/interlaken-interoperability-recommendations-v1.10.pdf} [Apr. 03, 2018]
%Traditional CERN Protocols
\bibitem{S-Link}
Erik van der Bij,
\textit{"S-Link Overview"}
[On-line] Available:
\url{http://hsi.web.cern.ch/HSI/s-link/introduc/overview.htm} [Feb. 08, 2018]
\bibitem{GBT_Frame}
CERN,
\textit{"GBT ASIC presentation"}
[On-line] Available:
\url{https://indico.cern.ch/event/49682/contributions/1175873/attachments/961783/1365381/2009_09_25_Implementing_the_GBT_data_transmission_protocol_in_FPGAs.pdf} [Feb. 08, 2018]
\url{http://www.interlakenalliance.com/interlaken-interoperability-recommendations-v1.10.pdf} [Apr. 03, 2018]
 
%Hardware part
\bibitem{Virtex-7}
Xilinx.
\textit{"7 Series FPGAs Data Sheet: Overview"}
[On-line] Available:
\url{https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf} [Feb. 19, 2018]
 
\bibitem{VC707}
Xilinx.
\textit{"VC707 Evaluation Board for the Virtex-7 FPGA - User Guide"}
339,35 → 319,36
[On-line] Available:
\url{https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf} [Feb. 19, 2018]
\bibitem{CRC32}
Mathlab.
\textit{"CRC-N Generator"}
\bibitem{VC707_Schematic}
Xilinx.
\textit{"VC707 EVALUATION PLATFORM HW-V7-VC707 (XC7VX485T-FF1761)"}
[On-Line] Available:
\url{https://www.xilinx.com/support/documentation/boards_and_kits/vc707_Schematic_xtp135_rev1_0.pdf} [Feb. 19, 2018]
 
%Traditional CERN Protocols
\bibitem{S-Link}
Erik van der Bij,
\textit{"S-Link Overview"}
[On-line] Available:
\url{https://nl.mathworks.com/help/comm/ref/crcngenerator.html} [Feb. 21, 2018]
\bibitem{CRCpaper}
Evgeni Stavinov.
\textit{"A Practical Parallel CRC Generation Method"}
\url{http://hsi.web.cern.ch/HSI/s-link/introduc/overview.htm} [Feb. 08, 2018]
 
\bibitem{GBT}
S. Baron, J.P. Cachemiche, F. Marin, P. Moreira, C. Soos,
\textit{"Implementing the GBT data transmission protocol in FPGAs"}
[On-line] Available:
\url{http://outputlogic.com/my-stuff/circuit-cellar-january-2010-crc.pdf} [Feb. 22, 2018]
\url{https://cds.cern.ch/record/1236361/files/p631.pdf} [July. 09, 2018]
\bibitem{CRCgen}
Evgeni Stavinov.
\textit{"CRC Generator"}
\bibitem{GBT_LP}
A. Marchioro, P. Moreira,
\textit{"Low Power GBT"}
[On-line] Available:
\url{http://outputlogic.com/?page_id=321} [Feb. 22, 2018]
\url{https://indico.cern.ch/event/153564/contributions/1397870/attachments/161703/228199/Marchioro_LP_GBT__FNAL_Nov_2011.pptx} [July. 09, 2018]
\bibitem{Scramblergen}
Evgeni Stavinov.
\textit{"Scrambler Generator"}
\bibitem{FELIX}
J. Anderson, K. Bauer, A. Borga, H. Boterenbrood, H. Chen, K. Chen,G. Drake, M.Dönszelmann, D. Francis, D. Guest, B. Gorini, M. Joos, F. Lanni, G. Lehmann Miotto, L. Levinson, J. Narevicius, W. Panduro Vazquez, A. Roich, S. Ryu, F. Schreuder, J. Schumacher, W. Vandelli, J. Vermeulen, D. Whiteson, W. Wu and J. Zhang,
\textit{"FELIX: a PCIe based high-throughput approach for interfacing front-end and trigger electronics in the ATLAS Upgrade framework"}
[On-line] Available:
\url{http://outputlogic.com/?page_id=205} [Feb. 23, 2018]
\bibitem{VC707_Schematic}
Xilinx.
\textit{"VC707 EVALUATION PLATFORM HW-V7-VC707 (XC7VX485T-FF1761)"}
[On-Line] Available:
\url{https://www.xilinx.com/support/documentation/boards_and_kits/vc707_Schematic_xtp135_rev1_0.pdf} [Feb. 19, 2018]
\url{https://cds.cern.ch/record/2229597/files/ATL-DAQ-PROC-2016-022.pdf} [July. 09, 2018]
 
\end{thebibliography}
\newpage

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.