OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /uart2bus_testbench/trunk/tb/interfaces
    from Rev 8 to Rev 3
    Reverse comparison

Rev 8 → Rev 3

/uart_interface.sv
286,6 → 286,7
temp = temp ^ data [index];
end
end
end
else if (parity != `_parityoff)
begin
$error("un-configured parity");
893,6 → 894,7
$error("The captured acknowledge isn't as unified character");
end
end
 
endtask:write_binary_mode
 
// This method is provided to initiate read request in UART binary mode. This task is accompli-
987,6 → 989,8
tmp[1] = 1'b1;
end
else
$error("undefined acknowledge request");
end
begin
$error("undefined increment request");
end
1000,9 → 1004,7
tmp[0] = 1'b0;
end
else
begin
$error("undefined acknowledge request");
end
begin
push_field_serout(tmp);
 
// Third byte : higher byte of address

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.