URL
https://opencores.org/ocsvn/amber/amber/trunk
[/] [amber/] [trunk/] [hw/] [fpga/] [bin/] [Makefile] - Diff between revs 82 and 86
Show entire file |
Details |
Blame |
View Log
Rev 82 |
Rev 86 |
Line 88... |
Line 88... |
# AMBER_CLK_DIVIDER
|
# AMBER_CLK_DIVIDER
|
# Sets the system clock frequency
|
# Sets the system clock frequency
|
# Divide 800MHz by this number to get the frequency
|
# Divide 800MHz by this number to get the frequency
|
# e.g. AMBER_CLK_DIVIDER=24
|
# e.g. AMBER_CLK_DIVIDER=24
|
# 800 MHz / 24 = 33.33 MHz
|
# 800 MHz / 24 = 33.33 MHz
|
|
AMBER_CLK_DIVIDER ?= 20
|
# The spartan6 device used on SP605 Development board
|
# The spartan6 device used on SP605 Development board
|
XILINX_FPGA = xc6slx45tfgg484-3
|
XILINX_FPGA = xc6slx45tfgg484-3
|
XST_DEFINES = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=20 $(BOOT_LOADER_DEF)
|
XST_DEFINES = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=$(AMBER_CLK_DIVIDER) $(BOOT_LOADER_DEF)
|
# Xilinx placement and timing constraints
|
# Xilinx placement and timing constraints
|
XST_CONST_FILE = xs6_constraints.ucf
|
XST_CONST_FILE = xs6_constraints.ucf
|
# List of verilog source files for Xilinx Spartan-6 device
|
# List of verilog source files for Xilinx Spartan-6 device
|
XST_PROJ_FILE = xs6_source_files.prj
|
XST_PROJ_FILE = xs6_source_files.prj
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.