URL
https://opencores.org/ocsvn/amber/amber/trunk
[/] [amber/] [trunk/] [hw/] [vlog/] [amber25/] [a25_decode.v] - Diff between revs 16 and 17
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 16 |
Rev 17 |
Line 682... |
Line 682... |
// SWI and undefined instructions do not cause an interrupt in the decode
|
// SWI and undefined instructions do not cause an interrupt in the decode
|
// stage. They only trigger interrupts if they arfe executed, so the
|
// stage. They only trigger interrupts if they arfe executed, so the
|
// interrupt is triggered if the execute condition is met in the execute stage
|
// interrupt is triggered if the execute condition is met in the execute stage
|
assign interrupt = next_interrupt != 3'd0 &&
|
assign interrupt = next_interrupt != 3'd0 &&
|
next_interrupt != 3'd7 && // SWI
|
next_interrupt != 3'd7 && // SWI
|
next_interrupt != 3'd6 ; // undefined interrupt
|
next_interrupt != 3'd6 && // undefined interrupt
|
|
!conflict ; // Wait for conflicts to resolve before
|
|
// triggering int
|
|
|
assign interrupt_mode = next_interrupt == 3'd2 ? FIRQ :
|
assign interrupt_mode = next_interrupt == 3'd2 ? FIRQ :
|
next_interrupt == 3'd3 ? IRQ :
|
next_interrupt == 3'd3 ? IRQ :
|
next_interrupt == 3'd4 ? SVC :
|
next_interrupt == 3'd4 ? SVC :
|
next_interrupt == 3'd5 ? SVC :
|
next_interrupt == 3'd5 ? SVC :
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.