//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
// //
|
// //
|
// Main memory for simulations. //
|
// Main memory for simulations. //
|
// //
|
// //
|
// This file is part of the Amber project //
|
// This file is part of the Amber project //
|
// http://www.opencores.org/project,amber //
|
// http://www.opencores.org/project,amber //
|
// //
|
// //
|
// Description //
|
// Description //
|
// Non-synthesizable main memory. Holds 128MBytes //
|
// Non-synthesizable main memory. Holds 128MBytes //
|
// The memory path in this module is purely combinational. //
|
// The memory path in this module is purely combinational. //
|
// Addresses and write_cmd_req data are registered as //
|
// Addresses and write_cmd_req data are registered as //
|
// the leave the execute module and read data is registered //
|
// the leave the execute module and read data is registered //
|
// as it enters the instruction_decode module. //
|
// as it enters the instruction_decode module. //
|
// //
|
// //
|
// Author(s): //
|
// Author(s): //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// //
|
// //
|
//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
// //
|
// //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// //
|
// //
|
// This source file may be used and distributed without //
|
// This source file may be used and distributed without //
|
// restriction provided that this copyright statement is not //
|
// restriction provided that this copyright statement is not //
|
// removed from the file and that any derivative work contains //
|
// removed from the file and that any derivative work contains //
|
// the original copyright notice and the associated disclaimer. //
|
// the original copyright notice and the associated disclaimer. //
|
// //
|
// //
|
// This source file is free software; you can redistribute it //
|
// This source file is free software; you can redistribute it //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// Public License as published by the Free Software Foundation; //
|
// Public License as published by the Free Software Foundation; //
|
// either version 2.1 of the License, or (at your option) any //
|
// either version 2.1 of the License, or (at your option) any //
|
// later version. //
|
// later version. //
|
// //
|
// //
|
// This source is distributed in the hope that it will be //
|
// This source is distributed in the hope that it will be //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// details. //
|
// details. //
|
// //
|
// //
|
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
|
|
|
|
module main_mem#(
|
module main_mem#(
|
parameter WB_DWIDTH = 32,
|
parameter WB_DWIDTH = 32,
|
parameter WB_SWIDTH = 4
|
parameter WB_SWIDTH = 4
|
)(
|
)(
|
input i_clk,
|
input i_clk,
|
input i_mem_ctrl, // 0=128MB, 1=32MB
|
input i_mem_ctrl, // 0=128MB, 1=32MB
|
// Wishbone Bus
|
// Wishbone Bus
|
input [31:0] i_wb_adr,
|
input [31:0] i_wb_adr,
|
input [WB_SWIDTH-1:0] i_wb_sel,
|
input [WB_SWIDTH-1:0] i_wb_sel,
|
input i_wb_we,
|
input i_wb_we,
|
output [WB_DWIDTH-1:0] o_wb_dat,
|
output [WB_DWIDTH-1:0] o_wb_dat,
|
input [WB_DWIDTH-1:0] i_wb_dat,
|
input [WB_DWIDTH-1:0] i_wb_dat,
|
input i_wb_cyc,
|
input i_wb_cyc,
|
input i_wb_stb,
|
input i_wb_stb,
|
output o_wb_ack,
|
output o_wb_ack,
|
output o_wb_err
|
output o_wb_err
|
|
|
);
|
);
|
|
|
`include "memory_configuration.v"
|
`include "memory_configuration.vh"
|
|
|
reg [127:0] ram [2**(MAIN_MSB-2)-1:0];
|
reg [127:0] ram [2**(MAIN_MSB-2)-1:0];
|
wire start_write;
|
wire start_write;
|
wire start_read;
|
wire start_read;
|
reg start_read_d1;
|
reg start_read_d1;
|
reg start_read_d2;
|
reg start_read_d2;
|
wire [127:0] rd_data;
|
wire [127:0] rd_data;
|
wire [127:0] masked_wdata;
|
wire [127:0] masked_wdata;
|
|
|
reg wr_en = 'd0;
|
reg wr_en = 'd0;
|
reg [15:0] wr_mask = 'd0;
|
reg [15:0] wr_mask = 'd0;
|
reg [127:0] wr_data = 'd0;
|
reg [127:0] wr_data = 'd0;
|
reg [27:0] addr_d1 = 'd0;
|
reg [27:0] addr_d1 = 'd0;
|
wire busy;
|
wire busy;
|
genvar i;
|
genvar i;
|
|
|
|
|
assign start_write = i_wb_stb && i_wb_we && !busy;
|
assign start_write = i_wb_stb && i_wb_we && !busy;
|
assign start_read = i_wb_stb && !i_wb_we && !busy;
|
assign start_read = i_wb_stb && !i_wb_we && !busy;
|
assign busy = start_read_d1 || start_read_d2;
|
assign busy = start_read_d1 || start_read_d2;
|
|
|
assign o_wb_err = 'd0;
|
assign o_wb_err = 'd0;
|
|
|
|
|
generate
|
generate
|
if (WB_DWIDTH == 128)
|
if (WB_DWIDTH == 128)
|
begin : wb128
|
begin : wb128
|
reg [127:0] wb_rdata128 = 'd0;
|
reg [127:0] wb_rdata128 = 'd0;
|
|
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
// Write for 32-bit wishbone
|
// Write for 32-bit wishbone
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
always @( posedge i_clk )
|
always @( posedge i_clk )
|
begin
|
begin
|
wr_en <= start_write;
|
wr_en <= start_write;
|
wr_mask <= ~ i_wb_sel;
|
wr_mask <= ~ i_wb_sel;
|
wr_data <= i_wb_dat;
|
wr_data <= i_wb_dat;
|
|
|
// Wrap the address at 32 MB, or full width
|
// Wrap the address at 32 MB, or full width
|
addr_d1 <= i_mem_ctrl ? {5'd0, i_wb_adr[24:2]} : i_wb_adr[29:2];
|
addr_d1 <= i_mem_ctrl ? {5'd0, i_wb_adr[24:2]} : i_wb_adr[29:2];
|
|
|
if ( wr_en )
|
if ( wr_en )
|
ram [addr_d1[27:2]] <= masked_wdata;
|
ram [addr_d1[27:2]] <= masked_wdata;
|
end
|
end
|
|
|
|
|
for (i=0;i<16;i=i+1) begin : masked
|
for (i=0;i<16;i=i+1) begin : masked
|
assign masked_wdata[8*i+7:8*i] = wr_mask[i] ? rd_data[8*i+7:8*i] : wr_data[8*i+7:8*i];
|
assign masked_wdata[8*i+7:8*i] = wr_mask[i] ? rd_data[8*i+7:8*i] : wr_data[8*i+7:8*i];
|
end
|
end
|
|
|
|
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
// Read for 32-bit wishbone
|
// Read for 32-bit wishbone
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
assign rd_data = ram [addr_d1[27:2]];
|
assign rd_data = ram [addr_d1[27:2]];
|
|
|
always @( posedge i_clk )
|
always @( posedge i_clk )
|
begin
|
begin
|
start_read_d1 <= start_read;
|
start_read_d1 <= start_read;
|
start_read_d2 <= start_read_d1;
|
start_read_d2 <= start_read_d1;
|
if ( start_read_d1 )
|
if ( start_read_d1 )
|
begin
|
begin
|
wb_rdata128 <= rd_data;
|
wb_rdata128 <= rd_data;
|
end
|
end
|
end
|
end
|
assign o_wb_dat = wb_rdata128 ;
|
assign o_wb_dat = wb_rdata128 ;
|
assign o_wb_ack = i_wb_stb && ( start_write || start_read_d2 );
|
assign o_wb_ack = i_wb_stb && ( start_write || start_read_d2 );
|
|
|
end
|
end
|
else
|
else
|
begin : wb32
|
begin : wb32
|
reg [31:0] wb_rdata32 = 'd0;
|
reg [31:0] wb_rdata32 = 'd0;
|
|
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
// Write for 32-bit wishbone
|
// Write for 32-bit wishbone
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
always @( posedge i_clk )
|
always @( posedge i_clk )
|
begin
|
begin
|
wr_en <= start_write;
|
wr_en <= start_write;
|
wr_mask <= i_wb_adr[3:2] == 2'd0 ? { 12'hfff, ~i_wb_sel } :
|
wr_mask <= i_wb_adr[3:2] == 2'd0 ? { 12'hfff, ~i_wb_sel } :
|
i_wb_adr[3:2] == 2'd1 ? { 8'hff, ~i_wb_sel, 4'hf } :
|
i_wb_adr[3:2] == 2'd1 ? { 8'hff, ~i_wb_sel, 4'hf } :
|
i_wb_adr[3:2] == 2'd2 ? { 4'hf, ~i_wb_sel, 8'hff } :
|
i_wb_adr[3:2] == 2'd2 ? { 4'hf, ~i_wb_sel, 8'hff } :
|
{ ~i_wb_sel, 12'hfff } ;
|
{ ~i_wb_sel, 12'hfff } ;
|
wr_data <= {4{i_wb_dat}};
|
wr_data <= {4{i_wb_dat}};
|
|
|
// Wrap the address at 32 MB, or full width
|
// Wrap the address at 32 MB, or full width
|
addr_d1 <= i_mem_ctrl ? {5'd0, i_wb_adr[24:2]} : i_wb_adr[29:2];
|
addr_d1 <= i_mem_ctrl ? {5'd0, i_wb_adr[24:2]} : i_wb_adr[29:2];
|
|
|
if ( wr_en )
|
if ( wr_en )
|
begin
|
begin
|
ram [addr_d1[27:2]] <= masked_wdata;
|
ram [addr_d1[27:2]] <= masked_wdata;
|
`ifdef AMBER_MEMIF_DEBUG
|
`ifdef AMBER_MEMIF_DEBUG
|
$write("%09d ", `U_TB.clk_count);
|
$write("%09d ", `U_TB.clk_count);
|
$display("Main memory write: address %h, data %h, be %d%d%d%d",
|
$display("Main memory write: address %h, data %h, be %d%d%d%d",
|
{2'd0, addr_d1, 2'd0}, wr_data[31:0],
|
{2'd0, addr_d1, 2'd0}, wr_data[31:0],
|
~wr_mask[addr_d1[1:0]*4+3],
|
~wr_mask[addr_d1[1:0]*4+3],
|
~wr_mask[addr_d1[1:0]*4+2],
|
~wr_mask[addr_d1[1:0]*4+2],
|
~wr_mask[addr_d1[1:0]*4+1],
|
~wr_mask[addr_d1[1:0]*4+1],
|
~wr_mask[addr_d1[1:0]*4+0] );
|
~wr_mask[addr_d1[1:0]*4+0] );
|
`endif
|
`endif
|
end
|
end
|
end
|
end
|
|
|
|
|
for (i=0;i<16;i=i+1) begin : masked
|
for (i=0;i<16;i=i+1) begin : masked
|
assign masked_wdata[8*i+7:8*i] = wr_mask[i] ? rd_data[8*i+7:8*i] : wr_data[8*i+7:8*i];
|
assign masked_wdata[8*i+7:8*i] = wr_mask[i] ? rd_data[8*i+7:8*i] : wr_data[8*i+7:8*i];
|
end
|
end
|
|
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
// Read for 32-bit wishbone
|
// Read for 32-bit wishbone
|
// ------------------------------------------------------
|
// ------------------------------------------------------
|
assign rd_data = ram [addr_d1[27:2]];
|
assign rd_data = ram [addr_d1[27:2]];
|
|
|
always @( posedge i_clk )
|
always @( posedge i_clk )
|
begin
|
begin
|
start_read_d1 <= start_read;
|
start_read_d1 <= start_read;
|
start_read_d2 <= start_read_d1;
|
start_read_d2 <= start_read_d1;
|
if ( start_read_d1 )
|
if ( start_read_d1 )
|
begin
|
begin
|
wb_rdata32 <= addr_d1[1:0] == 2'd0 ? rd_data[ 31: 0] :
|
wb_rdata32 <= addr_d1[1:0] == 2'd0 ? rd_data[ 31: 0] :
|
addr_d1[1:0] == 2'd1 ? rd_data[ 63:32] :
|
addr_d1[1:0] == 2'd1 ? rd_data[ 63:32] :
|
addr_d1[1:0] == 2'd2 ? rd_data[ 95:64] :
|
addr_d1[1:0] == 2'd2 ? rd_data[ 95:64] :
|
rd_data[127:96] ;
|
rd_data[127:96] ;
|
end
|
end
|
end
|
end
|
assign o_wb_dat = wb_rdata32 ;
|
assign o_wb_dat = wb_rdata32 ;
|
assign o_wb_ack = i_wb_stb && ( start_write || start_read_d2 );
|
assign o_wb_ack = i_wb_stb && ( start_write || start_read_d2 );
|
end
|
end
|
endgenerate
|
endgenerate
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|
|
|
