URL
https://opencores.org/ocsvn/soc_maker/soc_maker/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 8 |
Rev 10 |
SOCM_IFC_SPC
|
SOCM_IFC_SPC
|
name: wishbone_ma
|
name: Wishbone Master
|
version: "b3"
|
id: wishbone_ma,b3
|
ports:
|
ports:
|
:clk:
|
:clk:
|
:dir: 0
|
:dir: 0
|
:rst:
|
:rst:
|
:dir: 0
|
:dir: 0
|
:dat_i:
|
:dat_i:
|
:dir: 1
|
:dir: 1
|
:dat_o:
|
:dat_o:
|
:dir: 0
|
:dir: 0
|
:tgd_i:
|
:tgd_i:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:tgd_o:
|
:tgd_o:
|
:dir: 0
|
:dir: 0
|
:mandatory: false
|
:mandatory: false
|
:adr:
|
:adr:
|
:dir: 1
|
:dir: 1
|
:cyc:
|
:cyc:
|
:dir: 1
|
:dir: 1
|
:err:
|
:err:
|
:dir: 0
|
:dir: 0
|
:mandatory: false
|
:mandatory: false
|
:lock:
|
:lock:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:rty:
|
:rty:
|
:dir: 0
|
:dir: 0
|
:mandatory: false
|
:mandatory: false
|
:sel:
|
:sel:
|
:dir: 1
|
:dir: 1
|
:stb:
|
:stb:
|
:dir: 1
|
:dir: 1
|
:tga:
|
:tga:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:tgc:
|
:tgc:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:we:
|
:we:
|
:dir: 1
|
:dir: 1
|
:ack:
|
:ack:
|
:dir: 0
|
:dir: 0
|
:cab:
|
:cab:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:cti:
|
:cti:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
:bte:
|
:bte:
|
:dir: 1
|
:dir: 1
|
:mandatory: false
|
:mandatory: false
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.