URL
https://opencores.org/ocsvn/soc_maker/soc_maker/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 3 |
Rev 10 |
SOCM_CORE
|
SOCM_CORE
|
name: core_B
|
name: Core B
|
description: B test IP-core
|
description: B test IP-core
|
version: rel1
|
id: core_B,rel1
|
date: 1.1.2014
|
date: 1.1.2014
|
license: LGPL
|
license: LGPL
|
licensefile:
|
licensefile:
|
author: Christian Hättich
|
author: Christian Hättich
|
authormail: feddischson@gmx.com
|
authormail: feddischson@gmx.com
|
repocmd:
|
repocmd:
|
toplevel: core_b
|
toplevel: core_b
|
interfaces:
|
interfaces:
|
:myifc: SOCM_IFC
|
:myifc: SOCM_IFC
|
name: core_AB_ifc
|
name: core_AB_ifc
|
dir: 1
|
dir: 1
|
version: "1"
|
id: core_AB_ifc,1
|
ports:
|
ports:
|
:mysig_con1a: SOCM_PORT
|
:mysig_con1a: SOCM_PORT
|
defn: sig_a
|
defn: sig_a
|
len: 8
|
len: 8
|
:mysig_con1b: SOCM_PORT
|
:mysig_con1b: SOCM_PORT
|
defn: sig_b
|
defn: sig_b
|
len: 32
|
len: 32
|
:mysig_con1c: SOCM_PORT
|
:mysig_con1c: SOCM_PORT
|
defn: sig_c
|
defn: sig_c
|
len: 1
|
len: 1
|
|
|
hdlfiles:
|
hdlfiles:
|
:core_b.vhd: SOCM_HDL_FILE
|
:core_b.vhd: SOCM_HDL_FILE
|
use_syn: true
|
use_syn: true
|
use_sys_sim: true
|
use_sys_sim: true
|
use_mod_sim: true
|
use_mod_sim: true
|
type: vhdl
|
type: vhdl
|
path: ./core_b.vhd
|
path: ./core_b.vhd
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.