OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [spwamba_gr-xc3s1500/] [leon3mp.vhd] - Diff between revs 7 and 12

Show entire file | Details | Blame | View Log

Rev 7 Rev 12
Line 34... Line 34... 
use gaisler.can.all;
 
use gaisler.can.all;
 
use gaisler.net.all;
 
use gaisler.net.all;
 
use gaisler.jtag.all;
 
use gaisler.jtag.all;
 
use gaisler.spacewire.all;
 
use gaisler.spacewire.all;
 
use gaisler.grusb.all;
 
use gaisler.grusb.all;
 
use gaisler.ata.all;
 
 
 
 
 
 
 
library esa;
 
library esa;
 
use esa.memoryctrl.all;
 
use esa.memoryctrl.all;
 
 
 
 
 
library unisim;
 
library unisim;
Line 155... Line 154... 
    usb_termsel   : out std_ulogic;
 
    usb_termsel   : out std_ulogic;
 
    usb_txready   : in std_ulogic;
 
    usb_txready   : in std_ulogic;
 
    usb_txvalid   : out std_ulogic;
 
    usb_txvalid   : out std_ulogic;
 
    usb_validh    : inout std_ulogic;
 
    usb_validh    : inout std_ulogic;
 
    usb_xcvrsel   : out std_ulogic;
 
    usb_xcvrsel   : out std_ulogic;
 
    usb_vbus      : in std_ulogic;
 
    usb_vbus      : in std_ulogic
 
 
 
 
 
    ata_rstn  : out std_logic;
 
 
 
    ata_data  : inout std_logic_vector(15 downto 0);
 
 
 
    ata_da    : out std_logic_vector(2 downto 0);
 
 
 
    ata_cs0   : out std_logic;
 
 
 
    ata_cs1   : out std_logic;
 
 
 
    ata_dior  : out std_logic;
 
 
 
    ata_diow  : out std_logic;
 
 
 
    ata_iordy : in std_logic;
 
 
 
    ata_intrq : in std_logic;
 
 
 
    ata_dmarq : in std_logic;
 
 
 
    ata_dmack : out std_logic;
 
 
 
    --ata_dasp  : in std_logic
 
 
 
    ata_csel  : out std_logic
 
 
 
 
 
 
 
        );
 
        );
 
end;
 
end;
 
 
 
 
 
architecture rtl of leon3mp is
 
architecture rtl of leon3mp is
 
 
 
 
Line 183... Line 167... 
 
 
 
 
constant blength : integer := 12;
 
constant blength : integer := 12;
 
constant fifodepth : integer := 8;
 
constant fifodepth : integer := 8;
 
constant maxahbm : integer := CFG_NCPU+CFG_AHB_UART+CFG_GRETH+
 
constant maxahbm : integer := CFG_NCPU+CFG_AHB_UART+CFG_GRETH+
 
        CFG_AHB_JTAG+CFG_SPW_NUM*CFG_SPW_EN+CFG_GRUSB_DCL+CFG_SVGA_ENABLE+
 
        CFG_AHB_JTAG+CFG_SPW_NUM*CFG_SPW_EN+CFG_GRUSB_DCL+CFG_SVGA_ENABLE+
 
        CFG_ATA+CFG_GRUSBDC;
 
        CFG_GRUSBDC;
 
 
 
 
 
signal vcc, gnd   : std_logic_vector(4 downto 0);
 
signal vcc, gnd   : std_logic_vector(4 downto 0);
 
signal memi  : memory_in_type;
 
signal memi  : memory_in_type;
 
signal memo  : memory_out_type;
 
signal memo  : memory_out_type;
 
signal wpo   : wprot_out_type;
 
signal wpo   : wprot_out_type;
Line 239... Line 223... 
signal mouo  : ps2_out_type;
 
signal mouo  : ps2_out_type;
 
signal vgao  : apbvga_out_type;
 
signal vgao  : apbvga_out_type;
 
 
 
 
 
constant BOARD_FREQ : integer := 50000;   -- input frequency in KHz
 
constant BOARD_FREQ : integer := 50000;   -- input frequency in KHz
 
constant CPU_FREQ : integer := BOARD_FREQ * CFG_CLKMUL / CFG_CLKDIV;  -- cpu frequency in KHz
 
constant CPU_FREQ : integer := BOARD_FREQ * CFG_CLKMUL / CFG_CLKDIV;  -- cpu frequency in KHz
 
constant IOAEN : integer := CFG_CAN + CFG_ATA + CFG_GRUSBDC;
 
constant IOAEN : integer := CFG_CAN + CFG_GRUSBDC;
 
 
 
 
 
signal stati : ahbstat_in_type;
 
signal stati : ahbstat_in_type;
 
 
 
 
 
signal spw_clkl   : std_ulogic;
 
signal spw_clkl   : std_ulogic;
 
signal spw_tick_in: std_logic;
 
signal spw_tick_in: std_logic;
Line 254... Line 238... 
 
 
 
 
signal uclk : std_ulogic;
 
signal uclk : std_ulogic;
 
signal usbi : grusb_in_type;
 
signal usbi : grusb_in_type;
 
signal usbo : grusb_out_type;
 
signal usbo : grusb_out_type;
 
 
 
 
 
signal idei : ata_in_type;
 
 
 
signal ideo : ata_out_type;
 
 
 
 
 
 
 
constant SPW_LOOP_BACK : integer := 0;
 
constant SPW_LOOP_BACK : integer := 0;
 
 
 
 
 
signal dac_clk, video_clk, clk50 : std_logic;  -- signals to vga_clkgen.
 
signal dac_clk, video_clk, clk50 : std_logic;  -- signals to vga_clkgen.
 
signal clk_sel : std_logic_vector(1 downto 0);
 
signal clk_sel : std_logic_vector(1 downto 0);
 
 
 
 
Line 822... Line 803... 
        ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG+CFG_SVGA_ENABLE+
 
        ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG+CFG_SVGA_ENABLE+
 
              CFG_SPW_NUM*CFG_SPW_EN));
 
              CFG_SPW_NUM*CFG_SPW_EN));
 
  end generate usb_dcl0;
 
  end generate usb_dcl0;
 
 
 
 
 
-----------------------------------------------------------------------
 
-----------------------------------------------------------------------
 
---  AHB ATA ----------------------------------------------------------
 
 
 
-----------------------------------------------------------------------
 
 
 
 
 
 
 
  ata0 : if CFG_ATA = 1 generate
 
 
 
    atac0 : atactrl
 
 
 
      generic map(
 
 
 
        tech => 0, fdepth => CFG_ATAFIFO,
 
 
 
        mhindex => CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG+
 
 
 
        CFG_SVGA_ENABLE+CFG_SPW_NUM*CFG_SPW_EN+CFG_GRUSB_DCL+
 
 
 
        CFG_GRUSBDC,
 
 
 
        shindex => 3, haddr => 16#A00#, hmask => 16#fff#, pirq  => CFG_ATAIRQ,
 
 
 
        mwdma => CFG_ATADMA, TWIDTH   => 8,
 
 
 
        -- PIO mode 0 settings (@100MHz clock)
 
 
 
        PIO_mode0_T1   => 6,   -- 70ns
 
 
 
        PIO_mode0_T2   => 28,  -- 290ns
 
 
 
        PIO_mode0_T4   => 2,   -- 30ns
 
 
 
        PIO_mode0_Teoc => 23   -- 240ns ==> T0 - T1 - T2 = 600 - 70 - 290 = 240
 
 
 
        )
 
 
 
      port map(
 
 
 
        rst => rstn, arst => vcc(0), clk => clkm, ahbmi => ahbmi,
 
 
 
        ahbmo => ahbmo(CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG+
 
 
 
                       CFG_SVGA_ENABLE+CFG_SPW_NUM*CFG_SPW_EN+
 
 
 
                       CFG_GRUSB_DCL+CFG_GRUSBDC),
 
 
 
        ahbsi => ahbsi, ahbso => ahbso(3), atai => idei, atao => ideo);
 
 
 
 
 
 
 
    ata_rstn_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_rstn, ideo.rstn);
 
 
 
    ata_data_pad : iopadv generic map (tech => padtech, width => 16, oepol => 1)
 
 
 
      port map (ata_data, ideo.ddo, ideo.oen, idei.ddi);
 
 
 
    ata_da_pad : outpadv generic map (tech => padtech, width => 3)
 
 
 
      port map (ata_da, ideo.da);
 
 
 
    ata_cs0_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_cs0, ideo.cs0);
 
 
 
    ata_cs1_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_cs1, ideo.cs1);
 
 
 
    ata_dior_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_dior, ideo.dior);
 
 
 
    ata_diow_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_diow, ideo.diow);
 
 
 
    iordy_pad : inpad generic map (tech => padtech)
 
 
 
      port map (ata_iordy, idei.iordy);
 
 
 
    intrq_pad : inpad generic map (tech => padtech)
 
 
 
      port map (ata_intrq, idei.intrq);
 
 
 
    dmarq_pad : inpad generic map (tech => padtech)
 
 
 
      port map (ata_dmarq, idei.dmarq);
 
 
 
    dmack_pad : outpad generic map (tech => padtech)
 
 
 
      port map (ata_dmack, ideo.dmack);
 
 
 
    ata_csel <= '0';
 
 
 
  end generate;
 
 
 
 
 
 
 
-----------------------------------------------------------------------
 
 
 
---  Drive unused bus elements  ---------------------------------------
 
---  Drive unused bus elements  ---------------------------------------
 
-----------------------------------------------------------------------
 
-----------------------------------------------------------------------
 
 
 
 
 
--  nam1 : for i in (CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG) to NAHBMST-1 generate
 
--  nam1 : for i in (CFG_NCPU+CFG_AHB_UART+CFG_GRETH+CFG_AHB_JTAG) to NAHBMST-1 generate
 
--    ahbmo(i) <= ahbm_none;
 
--    ahbmo(i) <= ahbm_none;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.