URL
https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk
Show entire file |
Details |
Blame |
View Log
Rev 14 |
Rev 18 |
Line 102... |
Line 102... |
uvm_config_db#(virtual uart_interface)::set(uvm_root::get(), "*", "uart_inf",uart_inf);
|
uvm_config_db#(virtual uart_interface)::set(uvm_root::get(), "*", "uart_inf",uart_inf);
|
|
|
uvm_config_db#(virtual rf_interface)::set(uvm_root::get(), "*", "rf_inf",rf_inf);
|
uvm_config_db#(virtual rf_interface)::set(uvm_root::get(), "*", "rf_inf",rf_inf);
|
|
|
uvm_config_db#(virtual uart_arbiter)::set(uvm_root::get(),"*","arb_inf",arb_inf);
|
uvm_config_db#(virtual uart_arbiter)::set(uvm_root::get(),"*","arb_inf",arb_inf);
|
run_test("cover_driven_test");
|
run_test("coverage_base_test");
|
|
|
end
|
end
|
|
|
endmodule:uart_top_tb
|
endmodule:uart_top_tb
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.