URL
https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 7 |
Line 103... |
Line 103... |
|
|
uvm_config_db#(virtual rf_interface)::set(uvm_root::get(), "*", "rf_inf",rf_inf);
|
uvm_config_db#(virtual rf_interface)::set(uvm_root::get(), "*", "rf_inf",rf_inf);
|
|
|
uvm_config_db#(virtual uart_arbiter)::set(uvm_root::get(),"*","arb_inf",arb_inf);
|
uvm_config_db#(virtual uart_arbiter)::set(uvm_root::get(),"*","arb_inf",arb_inf);
|
|
|
//run_test("write_text_mode");
|
|
//run_test("read_text_mode");
|
|
//run_test("nop_command_mode");
|
|
//run_test("read_command_mode");
|
|
//run_test("write_command_mode");
|
|
run_test("text_mode_test");
|
|
end
|
end
|
|
|
endmodule:uart_top_tb
|
endmodule:uart_top_tb
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.