URL
https://opencores.org/ocsvn/a-z80/a-z80/trunk
Subversion Repositories a-z80
[/] [a-z80/] [trunk/] [cpu/] [alu/] [alu_bit_select.bsf] - Rev 3
Compare with Previous | Blame | View Log
/*WARNING: Do NOT edit the input and output ports in this file in a texteditor if you plan to continue editing the block that represents it inthe Block Editor! File corruption is VERY likely to occur.*//*Copyright (C) 1991-2013 Altera CorporationYour use of Altera Corporation's design tools, logic functionsand other software and tools, and its AMPP partner logicfunctions, and any output files from any of the foregoing(including device programming or simulation files), and anyassociated documentation or information are expressly subjectto the terms and conditions of the Altera Program LicenseSubscription Agreement, Altera MegaCore Function LicenseAgreement, or other applicable license agreement, including,without limitation, that your use is for the sole purpose ofprogramming logic devices manufactured by Altera and sold byAltera or its authorized distributors. Please refer to theapplicable agreement for further details.*/(header "symbol" (version "1.2"))(symbol(rect 16 16 216 112)(text "alu_bit_select" (rect 5 0 82 14)(font "Arial" (font_size 8)))(text "inst" (rect 8 80 25 92)(font "Arial" ))(port(pt 0 32)(input)(text "bsel[2..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))(text "bsel[2..0]" (rect 21 27 72 41)(font "Arial" (font_size 8)))(line (pt 0 32)(pt 16 32)(line_width 3)))(port(pt 200 32)(output)(text "bs_out_low[3..0]" (rect 0 0 95 14)(font "Arial" (font_size 8)))(text "bs_out_low[3..0]" (rect 84 27 179 41)(font "Arial" (font_size 8)))(line (pt 200 32)(pt 184 32)(line_width 3)))(port(pt 200 48)(output)(text "bs_out_high[3..0]" (rect 0 0 97 14)(font "Arial" (font_size 8)))(text "bs_out_high[3..0]" (rect 82 43 179 57)(font "Arial" (font_size 8)))(line (pt 200 48)(pt 184 48)(line_width 3)))(drawing(rectangle (rect 16 16 184 80)))(fill (color 217 255 255)))
