OpenCores
URL https://opencores.org/ocsvn/ram_wb/ram_wb/trunk

Subversion Repositories ram_wb

[/] [ram_wb/] [trunk/] [rtl/] [verilog/] [ram_wb_defines.v] - Rev 8

Go to most recent revision | Compare with Previous | Blame | View Log

`define RAM_WB_ADR_WIDTH 12
`define RAM_WB_MEM_SIZE 4096
`define RAM_WB_DAT_SIZE 32
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.