URL
https://opencores.org/ocsvn/robust_axi2apb/robust_axi2apb/trunk
Subversion Repositories robust_axi2apb
[/] [robust_axi2apb/] [trunk/] [src/] [base/] [def_axi2apb.txt] - Rev 4
Go to most recent revision | Compare with Previous | Blame | View Log
<##////////////////////////////////////////////////////////////////////// //////// Author: Eyal Hochberg //////// eyal@provartec.com //////// //////// Downloaded from: http://www.opencores.org ///////////////////////////////////////////////////////////////////////////// //////// Copyright (C) 2010 Provartec LTD //////// www.provartec.com //////// info@provartec.com //////// //////// This source file may be used and distributed without //////// restriction provided that this copyright statement is not //////// removed from the file and that any derivative work contains //////// the original copyright notice and the associated disclaimer.//////// //////// This source file is free software; you can redistribute it //////// and/or modify it under the terms of the GNU Lesser General //////// Public License as published by the Free Software Foundation.//////// //////// This source is distributed in the hope that it will be //////// useful, but WITHOUT ANY WARRANTY; without even the implied //////// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //////// PURPOSE. See the GNU Lesser General Public License for more//////// details. http://www.gnu.org/licenses/lgpl.html //////// //////////////////////////////////////////////////////////////////////##>INCLUDE def_axi2apb_static.txtSWAP #FFD #1 ## flip-flop delaySWAP PREFIX soc ## prefix for all modules and file namesSWAP SLAVE_NUM 8 ## number of APB slavesSWAP CMD_DEPTH 2 ## number of AXI command FIFOSWAP ADDR_BITS 24 ## AXI and APB address bitsSWAP ID_BITS 4 ## AXI ID bitsSWAP DEC_BITS 8 ## Address MSBits for slave decodingSWAP DEC_ADDR0 DEC_BITS'h00 ## Slave 0 address decidingSWAP DEC_ADDR1 DEC_BITS'h01 ## Slave 1 address decidingSWAP DEC_ADDR2 DEC_BITS'h02 ## Slave 2 address decidingSWAP DEC_ADDR3 DEC_BITS'h03 ## Slave 3 address decidingSWAP DEC_ADDR4 DEC_BITS'h10 ## Slave 4 address decidingSWAP DEC_ADDR5 DEC_BITS'h11 ## Slave 5 address decidingSWAP DEC_ADDR6 DEC_BITS'h12 ## Slave 6 address decidingSWAP DEC_ADDR7 DEC_BITS'h13 ## Slave 7 address deciding
Go to most recent revision | Compare with Previous | Blame | View Log
