URL
https://opencores.org/ocsvn/robust_reg/robust_reg/trunk
Subversion Repositories robust_reg
[/] [robust_reg/] [trunk/] [src/] [base/] [def_regfile.txt] - Rev 13
Go to most recent revision | Compare with Previous | Blame | View Log
<##////////////////////////////////////////////////////////////////////// //////// Author: Eyal Hochberg //////// eyal@provartec.com //////// //////// Downloaded from: http://www.opencores.org ///////////////////////////////////////////////////////////////////////////// //////// Copyright (C) 2010 Provartec LTD //////// www.provartec.com //////// info@provartec.com //////// //////// This source file may be used and distributed without //////// restriction provided that this copyright statement is not //////// removed from the file and that any derivative work contains //////// the original copyright notice and the associated disclaimer.//////// //////// This source file is free software; you can redistribute it //////// and/or modify it under the terms of the GNU Lesser General //////// Public License as published by the Free Software Foundation.//////// //////// This source is distributed in the hope that it will be //////// useful, but WITHOUT ANY WARRANTY; without even the implied //////// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //////// PURPOSE. See the GNU Lesser General Public License for more//////// details. http://www.gnu.org/licenses/lgpl.html //////// //////////////////////////////////////////////////////////////////////##>REQUIRE(1.4)INCLUDE def_regfile_regs.txtINCLUDE def_regfile_fields.txtSWAP.GLOBAL MODEL_NAME regfileSWAP FFD 1 ##flip-flop delay## Types:## RW - read / write (output from block)## RO - read only (input to block)## WO - write only (output to block)## IW - internal write (output to block - logic is added especially)## IR - internal read (no port - logic is added especially)ENUM TYPE_RW TYPE_RO TYPE_WO TYPE_IW TYPE_IRSWAP TYPE_TYPE_RW Read and WriteSWAP TYPE_TYPE_RO Read onlySWAP TYPE_TYPE_WO Write onlyGROUP APB is {pclken 1 inputpsel 1 inputpenable 1 inputpaddr ADDR_BITS inputpwrite 1 inputpwdata 32 inputprdata 32 outputpslverr 1 outputpready 1 output}
Go to most recent revision | Compare with Previous | Blame | View Log
