URL
https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk
Subversion Repositories spacewiresystemc
[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [simulation/] [modelsim/] [spw_fifo_ulight.vo] - Rev 40
Compare with Previous | Blame | View Log
// Copyright (C) 2017 Intel Corporation. All rights reserved.// Your use of Intel Corporation's design tools, logic functions// and other software and tools, and its AMPP partner logic// functions, and any output files from any of the foregoing// (including device programming or simulation files), and any// associated documentation or information are expressly subject// to the terms and conditions of the Intel Program License// Subscription Agreement, the Intel Quartus Prime License Agreement,// the Intel MegaCore Function License Agreement, or other// applicable license agreement, including, without limitation,// that your use is for the sole purpose of programming logic// devices manufactured by Intel and sold by Intel or its// authorized distributors. Please refer to the applicable// agreement for further details.// VENDOR "Altera"// PROGRAM "Quartus Prime"// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition"// DATE "11/10/2017 11:13:11"//// Device: Altera 5CSEMA4U23C6 Package UFBGA672////// This Verilog file should be used for ModelSim-Altera (Verilog) only//`timescale 1 ps/ 1 psmodule SPW_ULIGHT_FIFO (\sout_a(n) ,\dout_a(n) ,\din_a(n) ,\sin_a(n) ,FPGA_CLK1_50,KEY,din_a,sin_a,dout_a,sout_a,LED);output \sout_a(n) ;output \dout_a(n) ;input \din_a(n) ;input \sin_a(n) ;input FPGA_CLK1_50;input [1:0] KEY;input din_a;input sin_a;output dout_a;output sout_a;output [7:0] LED;// Design Ports Information// sout_a => Location: PIN_AF20, I/O Standard: LVDS, Current Strength: Default// LED[5] => Location: PIN_AE26, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// LED[7] => Location: PIN_AA23, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// dout_a => Location: PIN_AG28, I/O Standard: LVDS, Current Strength: Default// LED[0] => Location: PIN_W15, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// LED[1] => Location: PIN_AA24, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// LED[2] => Location: PIN_V16, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// LED[3] => Location: PIN_V15, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// LED[4] => Location: PIN_AF26, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// KEY[0] => Location: PIN_AH17, I/O Standard: 3.3-V LVTTL, Current Strength: Default// LED[6] => Location: PIN_Y16, I/O Standard: 3.3-V LVTTL, Current Strength: 16mA// FPGA_CLK1_50 => Location: PIN_Y13, I/O Standard: 3.3-V LVTTL, Current Strength: Default// KEY[1] => Location: PIN_AH16, I/O Standard: 3.3-V LVTTL, Current Strength: Default// din_a => Location: PIN_Y15, I/O Standard: LVDS, Current Strength: Default// sin_a => Location: PIN_AE20, I/O Standard: LVDS, Current Strength: Default// sout_a(n) => Location: PIN_AG20, I/O Standard: LVDS, Current Strength: Default// dout_a(n) => Location: PIN_AH27, I/O Standard: LVDS, Current Strength: Default// din_a(n) => Location: PIN_AA15, I/O Standard: LVDS, Current Strength: Default// sin_a(n) => Location: PIN_AD20, I/O Standard: LVDS, Current Strength: Defaultwire gnd;wire vcc;wire unknown;assign gnd = 1'b0;assign vcc = 1'b1;assign unknown = 1'bx;tri1 devclrn;tri1 devpor;tri1 devoe;wire \u0|hps_0|fpga_interfaces|fpga2hps~arready ;wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;wire \u0|hps_0|fpga_interfaces|tpiu~trace_data ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30 ;wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31 ;wire \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ;wire \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ;wire \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|clk0bad ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|blockselect ;wire \KEY[0]~input_o ;wire \~QUARTUS_CREATED_GND~I_combout ;wire \FPGA_CLK1_50~input_o ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire ;wire \FPGA_CLK1_50~inputCLKENA0_outclk ;wire \KEY[1]~input_o ;wire \db_system_spwulight_b|Add0~61_sumout ;wire \db_system_spwulight_b|counter~15_combout ;wire \db_system_spwulight_b|Add0~62 ;wire \db_system_spwulight_b|Add0~57_sumout ;wire \db_system_spwulight_b|counter~14_combout ;wire \db_system_spwulight_b|Add0~58 ;wire \db_system_spwulight_b|Add0~53_sumout ;wire \db_system_spwulight_b|counter~13_combout ;wire \db_system_spwulight_b|Add0~54 ;wire \db_system_spwulight_b|Add0~49_sumout ;wire \db_system_spwulight_b|counter~12_combout ;wire \db_system_spwulight_b|Add0~50 ;wire \db_system_spwulight_b|Add0~38 ;wire \db_system_spwulight_b|Add0~41_sumout ;wire \db_system_spwulight_b|counter~10_combout ;wire \db_system_spwulight_b|Add0~42 ;wire \db_system_spwulight_b|Add0~45_sumout ;wire \db_system_spwulight_b|counter~11_combout ;wire \db_system_spwulight_b|Add0~46 ;wire \db_system_spwulight_b|Add0~29_sumout ;wire \db_system_spwulight_b|counter~7_combout ;wire \db_system_spwulight_b|Add0~30 ;wire \db_system_spwulight_b|Add0~33_sumout ;wire \db_system_spwulight_b|counter~8_combout ;wire \db_system_spwulight_b|Add0~34 ;wire \db_system_spwulight_b|Add0~9_sumout ;wire \db_system_spwulight_b|counter~2_combout ;wire \db_system_spwulight_b|Add0~10 ;wire \db_system_spwulight_b|Add0~13_sumout ;wire \db_system_spwulight_b|counter~3_combout ;wire \db_system_spwulight_b|Add0~14 ;wire \db_system_spwulight_b|Add0~17_sumout ;wire \db_system_spwulight_b|counter~4_combout ;wire \db_system_spwulight_b|Add0~18 ;wire \db_system_spwulight_b|Add0~21_sumout ;wire \db_system_spwulight_b|counter~5_combout ;wire \db_system_spwulight_b|Add0~22 ;wire \db_system_spwulight_b|Add0~25_sumout ;wire \db_system_spwulight_b|counter~6_combout ;wire \db_system_spwulight_b|Add0~26 ;wire \db_system_spwulight_b|Add0~1_sumout ;wire \db_system_spwulight_b|counter~0_combout ;wire \db_system_spwulight_b|LessThan0~0_combout ;wire \db_system_spwulight_b|LessThan0~2_combout ;wire \db_system_spwulight_b|Add0~37_sumout ;wire \db_system_spwulight_b|counter~9_combout ;wire \db_system_spwulight_b|LessThan0~1_combout ;wire \db_system_spwulight_b|Add0~2 ;wire \db_system_spwulight_b|Add0~5_sumout ;wire \db_system_spwulight_b|counter~1_combout ;wire \db_system_spwulight_b|aux_pb~0_combout ;wire \db_system_spwulight_b|aux_pb~q ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|shift ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|cntnen ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|tclk ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ;wire \u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|lock ;wire \u0|mm_interconnect_0|write_en_tx_s1_translator|wait_latency_counter~2_combout ;wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0_outclk ;wire \u0|mm_interconnect_0|write_en_tx_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|clock_sel_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|auto_start_s1_translator|wait_latency_counter~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][110]~q ;wire \u0|mm_interconnect_0|led_pio_test_s1_agent_rsp_fifo|mem[1][69]~q ;wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;wire \u0|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|auto_start_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|auto_start_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|auto_start_s1_agent|cp_ready~4_combout ;wire \u0|mm_interconnect_0|auto_start_s1_translator|read_latency_shift_reg~1_combout ;wire \u0|mm_interconnect_0|rsp_demux_010|src1_valid~combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~6 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~29_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~8_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~30 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~33_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~9_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~34 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~37_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~10_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~38 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~41_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~11_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|LessThan16~0_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~42 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~13_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~4_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~14 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~17_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~5_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~18 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~21_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~6_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~22 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~25_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~7_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|LessThan16~1_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~9_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~3_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~0_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~10 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~1_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~1_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~2 ;wire \R_400_to_2_5_10_100_200_300MHZ|Add1~5_sumout ;wire \R_400_to_2_5_10_100_200_300MHZ|counter_100~2_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i~0_combout ;wire \R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i~q ;wire \A_SPW_TOP|tx_data|counter_writer[0]~0_combout ;wire \A_SPW_TOP|tx_data|Add1~1_combout ;wire \A_SPW_TOP|tx_data|Add1~2_combout ;wire \A_SPW_TOP|tx_data|Add1~3_combout ;wire \A_SPW_TOP|tx_data|counter_reader[0]~0_combout ;wire \sin_a~input_o ;wire \din_a~input_o ;wire \A_SPW_TOP|SPW|RX|always3~0_combout ;wire \A_SPW_TOP|SPW|RX|counter_neg[0]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|always2~0_combout ;wire \A_SPW_TOP|SPW|RX|ready_data_p~combout ;wire \A_SPW_TOP|SPW|RX|ready_data~combout ;wire \A_SPW_TOP|SPW|RX|bit_d_1~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_d_1~q ;wire \A_SPW_TOP|SPW|RX|bit_d_3~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_d_3~q ;wire \A_SPW_TOP|SPW|RX|bit_d_5~q ;wire \A_SPW_TOP|SPW|RX|bit_d_7~q ;wire \A_SPW_TOP|SPW|RX|bit_d_9~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_d_9~q ;wire \A_SPW_TOP|SPW|RX|parity_rec_d~feeder_combout ;wire \A_SPW_TOP|SPW|RX|parity_rec_d~q ;wire \A_SPW_TOP|SPW|RX|bit_d_0~q ;wire \A_SPW_TOP|SPW|RX|bit_d_2~q ;wire \A_SPW_TOP|SPW|RX|bit_d_4~q ;wire \A_SPW_TOP|SPW|RX|bit_d_6~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_d_6~q ;wire \A_SPW_TOP|SPW|RX|bit_d_8~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_d_8~q ;wire \A_SPW_TOP|SPW|RX|dta_timec[8]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|always15~0_combout ;wire \A_SPW_TOP|SPW|RX|control_bit_found~q ;wire \A_SPW_TOP|SPW|RX|Selector0~1_combout ;wire \A_SPW_TOP|SPW|RX|Selector0~3_combout ;wire \A_SPW_TOP|SPW|RX|is_control~q ;wire \A_SPW_TOP|SPW|RX|ready_data_p_r~0_combout ;wire \A_SPW_TOP|SPW|RX|ready_data_p_r~q ;wire \A_SPW_TOP|SPW|RX|last_is_control~0_combout ;wire \A_SPW_TOP|SPW|RX|next_state_data_process.01~0_combout ;wire \A_SPW_TOP|SPW|RX|state_data_process.01~feeder_combout ;wire \A_SPW_TOP|SPW|RX|state_data_process.01~q ;wire \A_SPW_TOP|SPW|RX|last_is_control~q ;wire \A_SPW_TOP|SPW|RX|rx_error_c~0_combout ;wire \A_SPW_TOP|SPW|RX|bit_c_1~q ;wire \A_SPW_TOP|SPW|RX|control_r[1]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|control~1_combout ;wire \A_SPW_TOP|SPW|RX|bit_c_0~q ;wire \A_SPW_TOP|SPW|RX|control~2_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_d~0_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[3]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|bit_c_2~q ;wire \A_SPW_TOP|SPW|RX|control~0_combout ;wire \A_SPW_TOP|SPW|RX|control[2]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~0_combout ;wire \A_SPW_TOP|SPW|RX|data~5_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[6]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec_p[6]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~2_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[2]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~6_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[7]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~1_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[4]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~4_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[5]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec_p[5]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~3_combout ;wire \A_SPW_TOP|SPW|RX|always16~0_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[0]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec_p[0]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~8_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec[1]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|dta_timec_p[1]~feeder_combout ;wire \A_SPW_TOP|SPW|RX|data~7_combout ;wire \A_SPW_TOP|SPW|RX|always16~1_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_d~1_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_d~q ;wire \A_SPW_TOP|SPW|RX|bit_c_3~q ;wire \A_SPW_TOP|SPW|RX|parity_rec_c~q ;wire \A_SPW_TOP|SPW|RX|always16~2_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_c~1_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_c~2_combout ;wire \A_SPW_TOP|SPW|RX|rx_error_c~q ;wire \A_SPW_TOP|SPW|RX|last_is_timec~0_combout ;wire \A_SPW_TOP|SPW|RX|last_is_timec~q ;wire \A_SPW_TOP|SPW|RX|rx_got_null~0_combout ;wire \A_SPW_TOP|SPW|RX|rx_got_null~q ;wire \u0|mm_interconnect_0|router|Equal20~0_combout ;wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;wire \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|mem[1][5]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_translator|wait_latency_counter~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|cp_ready~4_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|cp_ready~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|mem[1][6]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][129]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][75]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~6_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][75]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][74]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~5_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][74]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|Add0~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][76]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~7_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][76]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][78]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~9_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][78]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][77]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~8_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][77]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|Add1~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|Add0~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|Add1~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|Add0~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|last_packet_beat~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|last_packet_beat~2_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|last_packet_beat~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|comb~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[1][66]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem~3_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][66]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent|uncompressor|last_packet_beat~combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rsp_fifo|mem[0][129]~q ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|read~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|read~1_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|mem_used[0]~0_combout ;wire \u0|mm_interconnect_0|write_data_fifo_tx_s1_agent_rdata_fifo|always4~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem[1][9]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|always4~0_combout ;wire \A_SPW_TOP|SPW|FSM|enable_tx~0_combout ;wire \A_SPW_TOP|SPW|FSM|enable_tx~q ;wire \A_SPW_TOP|tx_data|Add2~0_combout ;wire \A_SPW_TOP|tx_data|Add2~1_combout ;wire \A_SPW_TOP|tx_data|Add3~2 ;wire \A_SPW_TOP|tx_data|Add3~3 ;wire \A_SPW_TOP|tx_data|Add3~6 ;wire \A_SPW_TOP|tx_data|Add3~7 ;wire \A_SPW_TOP|tx_data|Add3~9_sumout ;wire \A_SPW_TOP|tx_data|Add3~1_sumout ;wire \A_SPW_TOP|tx_data|Add3~10 ;wire \A_SPW_TOP|tx_data|Add3~11 ;wire \A_SPW_TOP|tx_data|Add3~13_sumout ;wire \A_SPW_TOP|tx_data|Add1~4_combout ;wire \A_SPW_TOP|tx_data|Add2~4_combout ;wire \A_SPW_TOP|tx_data|Add3~14 ;wire \A_SPW_TOP|tx_data|Add3~15 ;wire \A_SPW_TOP|tx_data|Add3~18 ;wire \A_SPW_TOP|tx_data|Add3~19 ;wire \A_SPW_TOP|tx_data|Add3~21_sumout ;wire \A_SPW_TOP|tx_data|LessThan0~0_combout ;wire \A_SPW_TOP|tx_data|f_empty~q ;wire \A_SPW_TOP|tx_data|state_data_read~10_combout ;wire \A_SPW_TOP|tx_data|state_data_read.01~q ;wire \A_SPW_TOP|tx_data|state_data_read.00~0_combout ;wire \A_SPW_TOP|tx_data|state_data_read~11_combout ;wire \A_SPW_TOP|tx_data|state_data_read.00~feeder_combout ;wire \A_SPW_TOP|tx_data|state_data_read.00~q ;wire \A_SPW_TOP|tx_data|write_tx~q ;wire \A_SPW_TOP|SPW|TX|LessThan3~0_combout ;wire \m_x|control_bit_found~q ;wire \m_x|counter_neg[0]~feeder_combout ;wire \m_x|Selector2~0_combout ;wire \m_x|Selector2~1_combout ;wire \m_x|WideOr7~0_combout ;wire \m_x|Selector3~0_combout ;wire \m_x|Selector3~1_combout ;wire \m_x|Selector1~0_combout ;wire \m_x|Selector1~1_combout ;wire \m_x|Selector5~0_combout ;wire \m_x|Selector0~1_combout ;wire \m_x|Selector5~1_combout ;wire \m_x|Selector0~0_combout ;wire \m_x|Selector4~0_combout ;wire \m_x|Selector0~2_combout ;wire \m_x|Selector0~3_combout ;wire \m_x|is_control~q ;wire \m_x|always1~0_combout ;wire \m_x|always2~0_combout ;wire \m_x|ready_control_p_r~0_combout ;wire \m_x|ready_control_p_r~q ;wire \m_x|bit_c_1~feeder_combout ;wire \m_x|bit_c_1~q ;wire \m_x|control_p_r[1]~feeder_combout ;wire \m_x|control~1_combout ;wire \m_x|ready_data~combout ;wire \m_x|ready_data_p~combout ;wire \m_x|ready_data_p_r~0_combout ;wire \m_x|ready_data_p_r~q ;wire \m_x|next_state_data_process.01~0_combout ;wire \m_x|state_data_process.01~q ;wire \m_x|control_l_r~1_combout ;wire \u0|mm_interconnect_0|cmd_mux_017|src_payload~13_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|data_info_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|data_info_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|write~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][75]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~6_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][75]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][78]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~3_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][78]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][76]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~5_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][76]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][77]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~4_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][77]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][74]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~7_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][74]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|last_packet_beat~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|Add1~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|Add1~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|Add0~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|Add0~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|Add0~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|last_packet_beat~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|last_packet_beat~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][66]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][66]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|last_packet_beat~combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem_used[0]~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][129]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][129]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent|comb~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|uncompressor|always0~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem_used[1]~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_translator|wait_latency_counter~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout ;wire \u0|mm_interconnect_0|data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;wire \u0|mm_interconnect_0|data_info_s1_agent|cp_ready~1_combout ;wire \m_x|bit_c_0~q ;wire \m_x|bit_c_2~q ;wire \m_x|control_r[2]~feeder_combout ;wire \m_x|control~2_combout ;wire \m_x|control_l_r~2_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|read~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem_used[1]~1_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem[1][12]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem~12_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem[0][12]~q ;wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~32_combout ;wire \m_x|bit_c_3~q ;wire \m_x|control_r[3]~feeder_combout ;wire \m_x|control~3_combout ;wire \m_x|control_l_r~3_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem[1][13]~q ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem~13_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rdata_fifo|mem[0][13]~q ;wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~33_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|router_001|Equal2~2_combout ;wire \u0|mm_interconnect_0|router_001|Equal2~1_combout ;wire \u0|mm_interconnect_0|router_001|Equal1~3_combout ;wire \u0|mm_interconnect_0|router_001|src_data[102]~0_combout ;wire \u0|mm_interconnect_0|router_001|src_data[100]~1_combout ;wire \u0|mm_interconnect_0|router_001|src_data[101]~2_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~0_combout ;wire \u0|mm_interconnect_0|router_001|src_data[103]~3_combout ;wire \u0|mm_interconnect_0|router_001|src_data[104]~4_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|Equal0~1_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|internal_valid~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_016|last_cycle~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|router_001|Equal9~0_combout ;wire \u0|mm_interconnect_0|router_001|Equal9~1_combout ;wire \u0|mm_interconnect_0|cmd_mux_005|last_cycle~0_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_translator|read_latency_shift_reg~0_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_agent_rsp_fifo|mem[1][129]~q ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_agent_rsp_fifo|mem~1_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ;wire \u0|mm_interconnect_0|router_001|Equal1~4_combout ;wire \u0|mm_interconnect_0|router_001|Equal15~0_combout ;wire \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_009|src_valid~1_combout ;wire \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~q ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|cmd_mux_009|src_valid~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent|local_write~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|cp_ready~4_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|m0_read~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|write~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][69]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][78]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~9_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][78]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][77]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~8_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][77]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][74]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~5_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][74]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][76]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~7_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][76]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][75]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~6_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][75]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|read_latency_shift_reg~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][129]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][129]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|read~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[1]~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rdata_fifo|mem_used[0]~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|comb~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add1~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|Add0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][66]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~3_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][66]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|last_packet_beat~combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[0]~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][69]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[1][68]~q ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem[0][68]~q ;wire \u0|mm_interconnect_0|rsp_demux_009|src0_valid~0_combout ;wire \u0|mm_interconnect_0|rsp_demux_009|WideOr0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|uncompressor|always0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent_rsp_fifo|mem_used[1]~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|m0_write~combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_translator|wait_latency_counter~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|cp_ready~1_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17_combout ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;wire \u0|mm_interconnect_0|link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_011|src_valid~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|router_001|Equal17~0_combout ;wire \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_011|src_valid~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[1][110]~q ;wire \u0|mm_interconnect_0|cmd_mux_017|src_payload~5_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem~14_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][110]~feeder_combout ;wire \u0|mm_interconnect_0|data_info_s1_agent_rsp_fifo|mem[0][110]~q ;wire \u0|mm_interconnect_0|cmd_mux_016|src_payload~5_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent_rsp_fifo|mem[1][110]~q ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent_rsp_fifo|mem~14_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_ready_s1_agent_rsp_fifo|mem[0][110]~q ;wire \u0|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~2_combout ;wire \u0|mm_interconnect_0|link_start_s1_agent|m0_read~0_combout ;wire \u0|mm_interconnect_0|link_start_s1_translator|read_latency_shift_reg~0_combout ;wire \u0|mm_interconnect_0|link_start_s1_agent|m0_write~combout ;wire \u0|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|link_start_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~0_combout ;wire \u0|mm_interconnect_0|link_start_s1_translator|wait_latency_counter~1_combout ;wire \u0|mm_interconnect_0|link_start_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|link_start_s1_agent|cp_ready~1_combout ;wire \u0|mm_interconnect_0|fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|router_001|Equal19~0_combout ;wire \u0|mm_interconnect_0|router_001|Equal19~1_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_rd_limiter|last_channel[13]~feeder_combout ;wire \u0|mm_interconnect_0|cmd_mux_013|last_cycle~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|cmd_mux_015|src_valid~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;wire \u0|mm_interconnect_0|router_001|Equal12~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_021|last_cycle~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~feeder_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_agent|cp_ready~1_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~feeder_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_agent|cp_ready~2_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_agent|cp_ready~3_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;wire \u0|mm_interconnect_0|counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ;wire \u0|mm_interconnect_0|link_disable_s1_agent|rp_valid~combout ;wire \u0|mm_interconnect_0|rsp_demux_009|src1_valid~combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][116]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~21_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][74]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~5_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][74]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][78]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~9_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][78]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][75]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~6_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][75]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][77]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~8_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][77]~feeder_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][77]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[1][76]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem~7_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][76]~q ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|Add1~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|Add0~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|Add0~2_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|Add1~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|Add0~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|last_packet_beat~1_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|last_packet_beat~2_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|last_packet_beat~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent|uncompressor|last_packet_beat~combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|write_en_tx_s1_agent_rsp_fifo|mem[0][116]~q ;wire \u0|mm_interconnect_0|router_001|Equal20~0_combout ;wire \u0|mm_interconnect_0|cmd_demux_001|src14_valid~1_combout ;wire \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;wire \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0_combout ;wire \u0|mm_interconnect_0|cmd_mux_014|src_valid~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|cp_ready~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|waitrequest_reset_override~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|waitrequest_reset_override~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|read_latency_shift_reg~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|m0_write~combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|wait_latency_counter~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|wait_latency_counter~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_translator|wait_latency_counter~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|cp_ready~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|cp_ready~3_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|m0_read~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|write~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][129]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][66]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~3_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][66]~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][66]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][68]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][68]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][69]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][69]~feeder_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][69]~q ;wire \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0_combout ;wire \u0|mm_interconnect_0|rsp_demux_014|WideOr0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|always0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem_used[0]~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|always0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][129]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|comb~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][74]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~5_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][74]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][76]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~7_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][76]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][75]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~6_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][75]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|Add0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|Add0~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][78]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~9_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][78]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[1][77]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem~8_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem[0][77]~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|Add1~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_busy~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|last_packet_beat~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|Add0~2_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|Add1~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|last_packet_beat~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|last_packet_beat~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|uncompressor|last_packet_beat~combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent_rsp_fifo|mem_used[1]~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|cp_ready~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_agent|WideOr0~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1_combout ;wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~1_combout ;wire \u0|mm_interconnect_0|timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5_combout ;wire \u0|mm_interc