URL
https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk
Subversion Repositories uart2bus_testbench
[/] [uart2bus_testbench/] [trunk/] [tb/] [uvm_src/] [reg/] [sequences/] [uvm_reg_access_seq.svh] - Rev 16
Compare with Previous | Blame | View Log
//
// -------------------------------------------------------------
// Copyright 2004-2008 Synopsys, Inc.
// Copyright 2010 Mentor Graphics Corporation
// Copyright 2010-2013 Cadence Design Systems, Inc.
// All Rights Reserved Worldwide
//
// Licensed under the Apache License, Version 2.0 (the
// "License"); you may not use this file except in
// compliance with the License. You may obtain a copy of
// the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in
// writing, software distributed under the License is
// distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied. See
// the License for the specific language governing
// permissions and limitations under the License.
// -------------------------------------------------------------
//
//------------------------------------------------------------------------------
//
// Title: Register Access Test Sequences
//
// This section defines sequences that test DUT register access via the
// available frontdoor and backdoor paths defined in the provided register
// model.
//------------------------------------------------------------------------------
typedef class uvm_mem_access_seq;
//------------------------------------------------------------------------------
//
// Class: uvm_reg_single_access_seq
//
// Verify the accessibility of a register
// by writing through its default address map
// then reading it via the backdoor, then reversing the process,
// making sure that the resulting value matches the mirrored value.
//
// If bit-type resource named
// "NO_REG_TESTS" or "NO_REG_ACCESS_TEST"
// in the "REG::" namespace
// matches the full name of the register,
// the register is not tested.
//
//| uvm_resource_db#(bit)::set({"REG::",regmodel.blk.r0.get_full_name()},
//| "NO_REG_TESTS", 1, this);
//
// Registers without an available backdoor or
// that contain read-only fields only,
// or fields with unknown access policies
// cannot be tested.
//
// The DUT should be idle and not modify any register during this test.
//
//------------------------------------------------------------------------------
class uvm_reg_single_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));
// Variable: rg
// The register to be tested
uvm_reg rg;
`uvm_object_utils(uvm_reg_single_access_seq)
function new(string name="uvm_reg_single_access_seq");
super.new(name);
endfunction
virtual task body();
uvm_reg_map maps[$];
if (rg == null) begin
`uvm_error("uvm_reg_access_seq", "No register specified to run sequence on")
return;
end
// Registers with some attributes are not to be tested
if (uvm_resource_db#(bit)::get_by_name({"REG::",rg.get_full_name()},
"NO_REG_TESTS", 0) != null ||
uvm_resource_db#(bit)::get_by_name({"REG::",rg.get_full_name()},
"NO_REG_ACCESS_TEST", 0) != null )
return;
// Can only deal with registers with backdoor access
if (rg.get_backdoor() == null && !rg.has_hdl_path()) begin
`uvm_error("uvm_reg_access_seq", {"Register '",rg.get_full_name(),
"' does not have a backdoor mechanism available"})
return;
end
// Registers may be accessible from multiple physical interfaces (maps)
rg.get_maps(maps);
// Cannot test access if register contains RO or OTHER fields
begin
uvm_reg_field fields[$];
rg.get_fields(fields);
foreach (maps[k]) begin
int ro;
ro=0;
foreach (fields[j]) begin
if (fields[j].get_access(maps[k]) == "RO") begin
ro++;
end
if (!fields[j].is_known_access(maps[k])) begin
`uvm_warning("uvm_reg_access_seq", {"Register '",rg.get_full_name(),
"' has field with unknown access type '",
fields[j].get_access(maps[k]),"', skipping"})
return;
end
end
if(ro==fields.size()) begin
`uvm_warning("uvm_reg_access_seq", {"Register '",
rg.get_full_name(),"' has only RO fields in map ",maps[k].get_full_name(),", skipping"})
return;
end
end
end
// Access each register:
// - Write complement of reset value via front door
// - Read value via backdoor and compare against mirror
// - Write reset value via backdoor
// - Read via front door and compare against mirror
foreach (maps[j]) begin
uvm_status_e status;
uvm_reg_data_t v, exp;
`uvm_info("uvm_reg_access_seq", {"Verifying access of register '",
rg.get_full_name(),"' in map '", maps[j].get_full_name(),
"' ..."}, UVM_LOW)
v = rg.get();
rg.write(status, ~v, UVM_FRONTDOOR, maps[j], this);
if (status != UVM_IS_OK) begin
`uvm_error("uvm_reg_access_seq", {"Status was '",status.name(),
"' when writing '",rg.get_full_name(),
"' through map '",maps[j].get_full_name(),"'"})
end
#1;
rg.mirror(status, UVM_CHECK, UVM_BACKDOOR, uvm_reg_map::backdoor(), this);
if (status != UVM_IS_OK) begin
`uvm_error("uvm_reg_access_seq", {"Status was '",status.name(),
"' when reading reset value of register '",
rg.get_full_name(), "' through backdoor"})
end
rg.write(status, v, UVM_BACKDOOR, maps[j], this);
if (status != UVM_IS_OK) begin
`uvm_error("uvm_reg_access_seq", {"Status was '",status.name(),
"' when writing '",rg.get_full_name(),
"' through backdoor"})
end
rg.mirror(status, UVM_CHECK, UVM_FRONTDOOR, maps[j], this);
if (status != UVM_IS_OK) begin
`uvm_error("uvm_reg_access_seq", {"Status was '",status.name(),
"' when reading reset value of register '",
rg.get_full_name(), "' through map '",
maps[j].get_full_name(),"'"})
end
end
endtask: body
endclass: uvm_reg_single_access_seq
//------------------------------------------------------------------------------
//
// Class: uvm_reg_access_seq
//
// Verify the accessibility of all registers in a block
// by executing the <uvm_reg_single_access_seq> sequence on
// every register within it.
//
// If bit-type resource named
// "NO_REG_TESTS" or "NO_REG_ACCESS_TEST"
// in the "REG::" namespace
// matches the full name of the block,
// the block is not tested.
//
//| uvm_resource_db#(bit)::set({"REG::",regmodel.blk.get_full_name(),".*"},
//| "NO_REG_TESTS", 1, this);
//
//------------------------------------------------------------------------------
class uvm_reg_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));
// Variable: model
//
// The block to be tested. Declared in the base class.
//
//| uvm_reg_block model;
// Variable: reg_seq
//
// The sequence used to test one register
//
protected uvm_reg_single_access_seq reg_seq;
`uvm_object_utils(uvm_reg_access_seq)
function new(string name="uvm_reg_access_seq");
super.new(name);
endfunction
// Task: body
//
// Executes the Register Access sequence.
// Do not call directly. Use seq.start() instead.
//
virtual task body();
if (model == null) begin
`uvm_error("uvm_reg_access_seq", "No register model specified to run sequence on")
return;
end
uvm_report_info("STARTING_SEQ",{"\n\nStarting ",get_name()," sequence...\n"},UVM_LOW);
reg_seq = uvm_reg_single_access_seq::type_id::create("single_reg_access_seq");
this.reset_blk(model);
model.reset();
do_block(model);
endtask: body
// Task: do_block
//
// Test all of the registers in a block
//
protected virtual task do_block(uvm_reg_block blk);
uvm_reg regs[$];
if (uvm_resource_db#(bit)::get_by_name({"REG::",blk.get_full_name()},
"NO_REG_TESTS", 0) != null ||
uvm_resource_db#(bit)::get_by_name({"REG::",blk.get_full_name()},
"NO_REG_ACCESS_TEST", 0) != null )
return;
// Iterate over all registers, checking accesses
blk.get_registers(regs, UVM_NO_HIER);
foreach (regs[i]) begin
// Registers with some attributes are not to be tested
if (uvm_resource_db#(bit)::get_by_name({"REG::",regs[i].get_full_name()},
"NO_REG_TESTS", 0) != null ||
uvm_resource_db#(bit)::get_by_name({"REG::",regs[i].get_full_name()},
"NO_REG_ACCESS_TEST", 0) != null )
continue;
// Can only deal with registers with backdoor access
if (regs[i].get_backdoor() == null && !regs[i].has_hdl_path()) begin
`uvm_warning("uvm_reg_access_seq", {"Register '",regs[i].get_full_name(),
"' does not have a backdoor mechanism available"})
continue;
end
reg_seq.rg = regs[i];
reg_seq.start(null,this);
end
begin
uvm_reg_block blks[$];
blk.get_blocks(blks);
foreach (blks[i]) begin
do_block(blks[i]);
end
end
endtask: do_block
// Task: reset_blk
//
// Reset the DUT that corresponds to the specified block abstraction class.
//
// Currently empty.
// Will rollback the environment's phase to the ~reset~
// phase once the new phasing is available.
//
// In the meantime, the DUT should be reset before executing this
// test sequence or this method should be implemented
// in an extension to reset the DUT.
//
virtual task reset_blk(uvm_reg_block blk);
endtask
endclass: uvm_reg_access_seq
//------------------------------------------------------------------------------
//
// Class: uvm_reg_mem_access_seq
//
// Verify the accessibility of all registers and memories in a block
// by executing the <uvm_reg_access_seq> and
// <uvm_mem_access_seq> sequence respectively on every register
// and memory within it.
//
// Blocks and registers with the NO_REG_TESTS or
// the NO_REG_ACCESS_TEST attribute are not verified.
//
//------------------------------------------------------------------------------
class uvm_reg_mem_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));
`uvm_object_utils(uvm_reg_mem_access_seq)
function new(string name="uvm_reg_mem_access_seq");
super.new(name);
endfunction
virtual task body();
if (model == null) begin
`uvm_error("uvm_reg_mem_access_seq", "Register model handle is null")
return;
end
uvm_report_info("STARTING_SEQ",
{"\n\nStarting ",get_name()," sequence...\n"},UVM_LOW);
if (uvm_resource_db#(bit)::get_by_name({"REG::",model.get_full_name()},
"NO_REG_TESTS", 0) == null) begin
if (uvm_resource_db#(bit)::get_by_name({"REG::",model.get_full_name()},
"NO_REG_ACCESS_TEST", 0) == null) begin
uvm_reg_access_seq sub_seq = new("reg_access_seq");
this.reset_blk(model);
model.reset();
sub_seq.model = model;
sub_seq.start(null,this);
end
if (uvm_resource_db#(bit)::get_by_name({"REG::",model.get_full_name()},
"NO_MEM_ACCESS_TEST", 0) == null) begin
uvm_mem_access_seq sub_seq = new("mem_access_seq");
this.reset_blk(model);
model.reset();
sub_seq.model = model;
sub_seq.start(null,this);
end
end
endtask: body
// Any additional steps required to reset the block
// and make it accessibl
virtual task reset_blk(uvm_reg_block blk);
endtask
endclass: uvm_reg_mem_access_seq