OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [uvm_src/] [tlm2/] [uvm_tlm2.svh] - Rev 16

Compare with Previous | Blame | View Log

//----------------------------------------------------------------------
//   Copyright 2010 Mentor Graphics Corporation
//   Copyright 2010 Synopsys, Inc.
//   All Rights Reserved Worldwide
//
//   Licensed under the Apache License, Version 2.0 (the
//   "License"); you may not use this file except in
//   compliance with the License.  You may obtain a copy of
//   the License at
//
//       http://www.apache.org/licenses/LICENSE-2.0
//
//   Unless required by applicable law or agreed to in
//   writing, software distributed under the License is
//   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
//   CONDITIONS OF ANY KIND, either express or implied.  See
//   the License for the specific language governing
//   permissions and limitations under the License.
//----------------------------------------------------------------------

  `include "tlm2/uvm_tlm2_defines.svh"
  `include "tlm2/uvm_tlm2_time.svh"
  `include "tlm2/uvm_tlm2_generic_payload.svh"
  `include "tlm2/uvm_tlm2_ifs.svh"
  `include "tlm2/uvm_tlm2_imps.svh"
  `include "tlm2/uvm_tlm2_ports.svh"
  `include "tlm2/uvm_tlm2_exports.svh"
  `include "tlm2/uvm_tlm2_sockets_base.svh"
  `include "tlm2/uvm_tlm2_sockets.svh"

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.