OpenCores

URL https://opencores.org/ocsvn/vhld_tb/vhld_tb/trunk

Subversion Repositories vhld_tb

[/] [vhld_tb/] [trunk/] [examples/] [example1/] [stm/] [stimulus_file.stm] - Rev 5

Go to most recent revision | Compare with Previous | Blame | View Log

--  example stimulus file


DEFINE_VAR DATA  0
DEFINE_VAR ADDR1  4
DEFINE_VAR ADDR2  5


RESET_SYS

LOOP 10
  WRITE_DUT $ADDR1 $DATA
  READ_PINS 0
  VERIFY $DATA
  ADD_VAR DATA 1

  WRITE_DUT $ADDR2 $DATA
  READ_PINS 1
  VERIFY $DATA
  ADD_VAR DATA 1

END_LOOP



FINISH

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.