URL
https://opencores.org/ocsvn/vspi/vspi/trunk
Subversion Repositories vspi
[/] [vspi/] [trunk/] [projnav/] [xps/] [system.mhs] - Rev 14
Compare with Previous | Blame | View Log
# ############################################################################### Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd# Tue Feb 28 10:59:35 2012# Target Board: Digilent Atlys Rev C# Family: spartan6# Device: xc6slx45# Package: csg324# Speed Grade: -2# Processor number: 1# Processor 1: microblaze_0# System clock frequency: 66.7# Debug Interface: On-Chip HW Debug Module# ##############################################################################PARAMETER VERSION = 2.1.0PORT fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin = fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin, DIR = I, VEC = [0:7]PORT fpga_0_LEDs_8Bits_GPIO_IO_O_pin = fpga_0_LEDs_8Bits_GPIO_IO_O_pin, DIR = O, VEC = [0:7]PORT fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pin = fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pin, DIR = I, VEC = [0:4]PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0PORT spiifc_0_SPI_CLK_pin = spiifc_0_SPI_CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000PORT spiifc_0_SPI_MISO_pin = spiifc_0_SPI_MISO, DIR = OPORT spiifc_0_SPI_MOSI_pin = spiifc_0_SPI_MOSI, DIR = IPORT spiifc_0_SPI_SS_pin = spiifc_0_SPI_SS, DIR = IBEGIN microblazePARAMETER INSTANCE = microblaze_0PARAMETER C_USE_BARREL = 1PARAMETER C_DEBUG_ENABLED = 1PARAMETER HW_VER = 8.20.aBUS_INTERFACE DLMB = dlmbBUS_INTERFACE ILMB = ilmbBUS_INTERFACE DPLB = mb_plbBUS_INTERFACE IPLB = mb_plbBUS_INTERFACE DEBUG = microblaze_0_mdm_busPORT MB_RESET = mb_resetENDBEGIN plb_v46PARAMETER INSTANCE = mb_plbPARAMETER HW_VER = 1.05.aPORT PLB_Clk = clk_66_6667MHzPORT SYS_Rst = sys_bus_resetENDBEGIN lmb_v10PARAMETER INSTANCE = ilmbPARAMETER HW_VER = 2.00.bPORT LMB_Clk = clk_66_6667MHzPORT SYS_Rst = sys_bus_resetENDBEGIN lmb_v10PARAMETER INSTANCE = dlmbPARAMETER HW_VER = 2.00.bPORT LMB_Clk = clk_66_6667MHzPORT SYS_Rst = sys_bus_resetENDBEGIN lmb_bram_if_cntlrPARAMETER INSTANCE = dlmb_cntlrPARAMETER HW_VER = 3.00.bPARAMETER C_BASEADDR = 0x00000000PARAMETER C_HIGHADDR = 0x0000ffffBUS_INTERFACE SLMB = dlmbBUS_INTERFACE BRAM_PORT = dlmb_portENDBEGIN lmb_bram_if_cntlrPARAMETER INSTANCE = ilmb_cntlrPARAMETER HW_VER = 3.00.bPARAMETER C_BASEADDR = 0x00000000PARAMETER C_HIGHADDR = 0x0000ffffBUS_INTERFACE SLMB = ilmbBUS_INTERFACE BRAM_PORT = ilmb_portENDBEGIN bram_blockPARAMETER INSTANCE = lmb_bramPARAMETER HW_VER = 1.00.aBUS_INTERFACE PORTA = ilmb_portBUS_INTERFACE PORTB = dlmb_portENDBEGIN xps_gpioPARAMETER INSTANCE = DIP_Switches_8BitsPARAMETER C_ALL_INPUTS = 1PARAMETER C_GPIO_WIDTH = 8PARAMETER C_INTERRUPT_PRESENT = 0PARAMETER C_IS_DUAL = 0PARAMETER HW_VER = 2.00.aPARAMETER C_BASEADDR = 0x81440000PARAMETER C_HIGHADDR = 0x8144ffffBUS_INTERFACE SPLB = mb_plbPORT GPIO_IO_I = fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pinENDBEGIN xps_gpioPARAMETER INSTANCE = LEDs_8BitsPARAMETER C_ALL_INPUTS = 0PARAMETER C_GPIO_WIDTH = 8PARAMETER C_INTERRUPT_PRESENT = 0PARAMETER C_IS_DUAL = 0PARAMETER HW_VER = 2.00.aPARAMETER C_BASEADDR = 0x81420000PARAMETER C_HIGHADDR = 0x8142ffffBUS_INTERFACE SPLB = mb_plbPORT GPIO_IO_O = fpga_0_LEDs_8Bits_GPIO_IO_O_pinENDBEGIN xps_gpioPARAMETER INSTANCE = Push_Buttons_5BitsPARAMETER C_ALL_INPUTS = 1PARAMETER C_GPIO_WIDTH = 5PARAMETER C_INTERRUPT_PRESENT = 0PARAMETER C_IS_DUAL = 0PARAMETER HW_VER = 2.00.aPARAMETER C_BASEADDR = 0x81400000PARAMETER C_HIGHADDR = 0x8140ffffBUS_INTERFACE SPLB = mb_plbPORT GPIO_IO_I = fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pinENDBEGIN clock_generatorPARAMETER INSTANCE = clock_generator_0PARAMETER C_CLKIN_FREQ = 100000000PARAMETER C_CLKOUT0_FREQ = 66666666PARAMETER C_CLKOUT0_PHASE = 0PARAMETER C_CLKOUT0_GROUP = NONEPARAMETER C_CLKOUT0_BUF = TRUEPARAMETER C_EXT_RESET_HIGH = 0PARAMETER HW_VER = 4.02.aPORT CLKIN = CLK_SPORT CLKOUT0 = clk_66_6667MHzPORT RST = sys_rst_sPORT LOCKED = Dcm_all_lockedENDBEGIN mdmPARAMETER INSTANCE = mdm_0PARAMETER C_MB_DBG_PORTS = 1PARAMETER C_USE_UART = 1PARAMETER HW_VER = 2.00.bPARAMETER C_BASEADDR = 0x84400000PARAMETER C_HIGHADDR = 0x8440ffffBUS_INTERFACE SPLB = mb_plbBUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_busPORT Debug_SYS_Rst = Debug_SYS_RstENDBEGIN proc_sys_resetPARAMETER INSTANCE = proc_sys_reset_0PARAMETER C_EXT_RESET_HIGH = 0PARAMETER HW_VER = 3.00.aPORT Slowest_sync_clk = clk_66_6667MHzPORT Ext_Reset_In = sys_rst_sPORT MB_Debug_Sys_Rst = Debug_SYS_RstPORT Dcm_locked = Dcm_all_lockedPORT MB_Reset = mb_resetPORT Bus_Struct_Reset = sys_bus_resetPORT Peripheral_Reset = sys_periph_resetENDBEGIN spiifcPARAMETER INSTANCE = spiifc_0PARAMETER HW_VER = 1.00.aPARAMETER C_BASEADDR = 0x85000000PARAMETER C_HIGHADDR = 0x8500FFFFPARAMETER C_MEM0_BASEADDR = 0x85010000PARAMETER C_MEM0_HIGHADDR = 0x85010FFFPARAMETER C_MEM1_BASEADDR = 0x85011000PARAMETER C_MEM1_HIGHADDR = 0x85011FFFBUS_INTERFACE SPLB = mb_plbPORT SPI_CLK = spiifc_0_SPI_CLKPORT SPI_MOSI = spiifc_0_SPI_MOSIPORT SPI_MISO = spiifc_0_SPI_MISOPORT SPI_SS = spiifc_0_SPI_SSENDBEGIN xps_central_dmaPARAMETER INSTANCE = xps_central_dma_0PARAMETER HW_VER = 2.03.aPARAMETER C_BASEADDR = 0x86000000PARAMETER C_HIGHADDR = 0x8600FFFFBUS_INTERFACE MPLB = mb_plbBUS_INTERFACE SPLB = mb_plbEND
